#### **Department of Electrical and Electronics Engineering**

#### **Regulation 2021**

II Year – IV Semester

**EC3402- Linear Integrated Circuits** 

## EE 8451 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS

## UNIT . I TC FABRICATION :

Ic clamitication, bundamental ob monoLithic Ic technology, epitanial growth, masking and etching, diffusion of impurities, Realisation of monolithic Ics and packaging, Fabrication ob diades, capacitance, resistance, FETS and PV cell.

## Introduction : -

The integrated circuit or Ic is a miniature low cast, electronic circuit consisting of active and parrive components that are irreparably joined together on a ringle crystal chip ob silicon. 1 dishlaiter

## Advantages:

- 1) Miniaturization and hence increased equipment density.
  - 2) cost reduction due to batch processing.
  - 3) Increased system reliability due to elimination
  - 86 soldered joints.
  - 4) Improved tunctional perbormance.
    - 5) Matched devices.
    - 6) Increased operating speeds.
    - D Inc Reduction in power consumption

#### claribication :-

- 1) Digital Ics.
- li) Linear Ics.

2) Two disberent Ic Technology namely,

1) Monolithic Technology.

2) Hybrid Technology.

#### Monolithic Technology:

and parrive elements and their interconnections are manubactured into or on top to a single chip of silion.

suitable for identical circuits are required in very large anantitues and hence provides lowest per-unit cost and highest order of reliability.

## Hybrid Technology :-

Separate component parts are attached to a ceramic substrate and interconnected by means ob either metallization pattern or wire bonds. More suitable for small anantity curtom viscuits.

Bared upon active devices, Ics classified as Bipolar (using BJT) unipolar (using FET).




Fig: clarribication of Ics.


Fundamentals 06 Monolithèc Ic Technology: -

Monolithic -> Greek word.

Monolithic Integrated circuits are made in a single Piece of single crystal silicon.

A standard 10 cm diameter water can be divided into approximately 8000 rectangular chips 06 sides 1 mm. Each Ic chip may contain as few as tens 06 components to reveral thousands components. And it is such waters thousands components. And it is such waters are processed in one batch, we can make 80,000 Ics rimultaneously.

Many chips produced will be baulty due to imperbecturing in the manubacturing process. to imperbecturing and chips are produced in a only 16,000 good chips are produced in a ringle batch.



The basic processes used to babricate Ics using silicon plannar Technology can be bollons:


- 1. silicon waber (substrate) preparation
- 2. Epitanial growth
- 3. onidation
- 4. Photolithography
- 5. Diffusion
- b. Ion implantation
- 7. Isolation Technique
- 8. Mettallization
- 9. Assembly processing and packaging

## 1) Silicon water preparation:


The bollowing steps are used in preparation ob si-wabers

- 1. Crystal growth and doping
- a, Ingot trimming and grinding
- 3. Ingot slicing
- 4. Water Polishing and etching
- 5. waber cleaning.

Czochralski crystal Growth process: It is often used for producing single crystal silicon ingots. The perty highly puribled (99.9999) Polycystalline silicon together with an dopant is put in a Quartz Crucible and then placed in a burnace.



Czachralski orystal Growth.



Silicon Waber, D=10, 1&5, 15 cm showing that orientation

the first first plant process of the

appet mouther smuller separations

=) The material is then heated to a temperature of 1480°C.

2) A small single crystal rod of silicon called seed crystal is disped into the called seed crystal is disped into the silicon melt and slowly pulled out. It silicon melt and slowly pulled out. It brings solidified mass of silicon with the brings solidified mass of silicon with the same crystalline structure as that of seed crustal.

2) During the process, the seed crystal and the crucible are rotated in opposite directions the crucible are rotated in opposite directions in order to produce ingots of circular cross in order to produce ingots of circular cross section. Ingot diameter 10 to 15 cm, length loom section. Ingot diameter 10 to 15 cm, length loom

2) The top and bottom portuins of the ingot are cut-off and the ingot surface is ground are cut-off and the ingot surface (D =10,18.5,15 cm) to produce an exact diameter (D =10,18.5,15 cm)

2) The ingot is sliced wing a stainless steel with industrial diamonds saw blade with industrial diameter cutting embedded into the inner diameter cutting embedded into the circular wabers or slices. edge. This produces circular wabers or slices.

2) The orientation beat postum serves as a webut reperence plane.

=> The obtained dicon waters under 90 a number of polishing steps to produce a flat number of polishing steps to produce a flat surbace.

a) After all the Ic fabrication processes are complete then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 8000 rectangular then waters are sawed into 100 to 100 to 8000 rectangular then waters are sawed into 100 to 100

a single Ic and contain hundreds of components.

## @ EPIMXIAL GROWTH!

PCH2+B2+6.

pe HCL

Epitany means, arranging atoms in single crystal substrate, crystal fashion upon a single crystal substrate, so resulting layer is an entermion of the substrate crystal structure.


2) The process is carried out in a reaction chamber consisting of a long cylindrical Quarte tube encircled by an RF induction coil.

2) The silicon waters are placed on a rectangular graphite rod called a boat.

2) This boat is then placed in the reaction Chamber where the graphite is heated inductively to a temperature 1200°C.

=> Various gases required for the growth of desired epitanial layers are introduced into the system through a control console.

sich + and lavoc si + 4Hd.



Sign has the property of preventing the disburion ob all impuritions through it. It serves 2 purposes ission is an entremely hard protective conting and unabbected by almost all reagents except hydrofluoric vacid.

11) By selective etching Sion, dibbuseon of impuitues through carebully debined windows in the sion can be accomplished to babricate various components. Silicon wabers are stacked up in a Quartz book and then inserted into Quartz burnace tube. The Si-wabers are raised to a high temperature in the range ob 950 to 1115°c, and exposed to a gas containing of or Hao or both.

Si + 8 H& O - SiOg + 8 Hg.

Thickness of onide layer is 0.02 to 2 pm.

# 4) Photolithography: -

Photolithography is wed to produce microscopical small circuit. It uses X-ray or electron beam litrographic techniques, to produce device dimension down to sub-micron range <1 µm).

It involves two processes

- Dualting of a photographic mask,
  - 2) Photo etching.

ci) Making ob a photographic Mask:

Involves the bollowing sequence of operations is Initial artwork.

ii) Reduction: ( see a planting of

Initial artwork is done at a scale several hundred times larger than the binal dimensions hundred times larger than the binal dimensions of the binished monolithic vircuit. Drawings are made magnitud and other by a bactor of soo. The width of one mil is magnitud to a width of soo mils, i.e 1.8 cm. so, finished monolithic chip of area somil x somil, the monolithic chip of area somil x somil, the artwork will be made on an area of about

The artwork should not contain any line drawings but alternate clear and opaque regions. This is accomplished by the use of red clear Mylar coated with a sheet of red clear Mylar coated with a sheet of red photographically opaque mylar (Rubylith), photographically opaque mylar (Rubylith), photographically opaque mylar (Rubylith), machine known as coordinatograph, machine known as coordinatograph,

This subylith pattern of individual mask is photographed and then reduced in steps by a bactor of 5 or 10 several times steps by a bactor of 5 or 10 several times to binally obtain the exact image size. The to binally obtain the exact image size. The binal image repeated many times in a matrix binal image repeated many times in a matrix of that many so that many Ics will be produced in array so that many Ics will be produced in one device process.

20

The photo repeating is done with a step and repeat commera. This is an imaging device with a photographic plate on a movable platform. Between exposure the plate is moved in equal steps so that successive images borm in an away.

when the emposed plate is developed, it becomes a master mask. Utraviolet radialism




photo etching is used that the ob sion from desired regions, so that the desired regions, so that the desired impurities can be distrused. The desired impurities can be distrused. The waber is coated with a bilm of photogensitive waber is coated with a bilm of photogensitive emulsion (kodak photogensis k KPR). The emulsion (kodak photogensis k KPR). The thickness of the film is in the range of 5000-10000A

The mask negative of the desired pattern prepared by steps earlier is placed over the proposed by steps earlier is placed over the photoresist coated waber. This is now emposed to photoresist coated waber. This is now emposed to photoresist light, so that the kpr becomes ultraviolet light, so that the kpr becomes polymerized beneath the transparent regions the the mask.

The mask is then removed and the waber is developed using a schemical (trichloreethylene) which dissolves the unemposed unpolymerized regions on the photoresist and leaves the Pattern f.3(c).

The polymerised photorerist is next bired on cured, so that it becomes immune to certain chemicals called etchants wed in subsequent processing steps. The thip is immersed in the etcherig solution of hydrofluoric acid, which removes the sing brom' the areas which are not protected by KPK: Abter detburion of impurities, the photoresist is removed with a chemical solvent (hot Hason) and mechanical abrasion.


## Diffusion!

Another important process in the babrication ob monolithic Ics is the dibburion of impurities in the silicon chip. This was a high temperature turnace having a that temperature probile over a wretul length (about 20" length).

A suartz boat containing about 20 cleaned waters is purhed unto the hot some with temp maintained at about a 1000°C.

Components such as Baba (Boron Onide), Bcl3 (Boron chloride) are used for Boron and Paos (Phosphorons pentaoxide) and Podz (Phosphorons oxychloride) are used as sources of phosphosons.

A carrier gas such as dry onggen on hitrogen is normally used for sweeping the improvity to the high temperature zone. The depth ob disturion depends upon the time of dibburion which normally entends to a hours.



cross section of an nph transistor showing Curried junction, protiles as a result ab lateral diffusion.

Ion Implantation:

.) This technique ned to introduce impurities

into a silicon water.

It is the process, the long of a particular impurity. 08 dopkant material are accelerated by an electric tield to a very high velocity and lodge the dopant within the semiconductor material.

=) A gas containing the derived impurity is ionized inside an ion source. => The ion's are generated and directed from the source in a diverging beam and boccured. Then park through a mass eparator,

testions in ferry of traders.

=> Mars separator directs only the tons of the desired dopard. =) Second lens focuses this bearn, then powered through an accelerator. =) Accelerator imparts the required energy for striking at the target and implanted in the silicon water. voltage level: 20kV to: 250 kV. heavier ions Accelerator platie y anie Hays separator plates. second electrical lighter ions In beam -> First electrical Jaid Division chambes Advantages: DAccurate control over doping 2) Very good reproducibility 3) Room temp process. Limitations !-1) Higher temperature is required bor avoid the crystal damage. 2) Possibility of dopant implanting through varions dayers ob waters.

Each of the water processed contains several hundred chips, each being a complete circuit. so these whips must be separated and individually Packaged. A common method called scribing and cleaving used box separation makes use ob a diamond tipped tool to cut lines unto the surbace of the water along the rectangular grid Separating the individual chips.

The water is bractured along the scribe lines and the individual chips are physically reparated. Each chip is then mounted on a ceramic water and attached to a suitable package.

Three dibberent package contigurations are i) Metal can Package - available in 8, 10, 12 leads.

- 2) ceramie that package -> costly due to babrication process
- 3) Dual in-line (ceramic on plantic type) package.

> 8,14,16 leads (0x) 24 0x 36 0x 42 leads.

I Advantage: Best hermetic sealing. 14 lead bersion of Hat package Ceramic over 70-5 Metal Package kovag eyelet Glass Leads (10) -


En l

#### Monolithic Diodes:

Figure shows the dibberent possible connections by which a transistor could be utilized as a diode c, d, e are popular, collector short circuited to the base diode, collector open.

C -> emitter Base diode, collector open.

d -> collector Base diode, emitter open circuited.



cross section view ob various diade structure.

		13.1			
characteristic	(0)	(P)	ලා	CD	(e)
	VCB 20	VCE 20	NEB =D	1c=0	JE =0
Breakdown voltage (volts)	-42.7(3. 15)	7	55	7	55
storage time, (n sec)	9	100	53	56	85
Forward vollage (volts)	.85	• 92	•94	-96	• 95
rd	· ·	3-1-	77.1 16.1	k	<u> </u>

The diode a is ureful for high speed, lowert storage time, lowest borward voltage drop.

-> Diode b & d ured for stored charge device and high speed turn-obb ob the transistor.

2) Diode c & e have highest breakdown voltage.

#### schottky Barrier Diode :-

Aluminium is a p-type impurity in silicon. When it is used to make a contact with n-type si, that contact is ohmic and no pn function is boomed.

=) This is done by making nt diffusions in the n-regions near the surborce where Al is deposited.


a metal semiconductor diode is borned

=> Fig shows two contacts, contact 1 is a schottly barrier and contact & is an ohmic contact.

2) The contact potential between the semiconductor and the metal creates a barrier to the blow ab conduction electrons from semiconductor to metal.

2) Forward biasing the junction lowers this barrier and permit electron blow from semiconductor to metal where electrons are abundant. Hajority currier electrons carry current in a schottly diade.

=) Schottley diodes has less borward voltage (03v) compared to the Ph diode  $(V_n = 0.6v)$ .



Strebol for

#### Integrated Resiston: (Fabrication of R)

- 4 dibberent methods
- roteized Resistor
- 2) Epitanial Resistor
- B) Pinched Pesistor
- 4) Thin bilm Pesiston.

#### Diffused Resiston: -

Resistant is boomed in one of the isolated regions of epitamial layer during base on emitter diffusion, icommon to bipolar transistor babrication. Small range of resistances possible.

#### Sheet Pesistance (Rs):

consider the Souare LXL ob a material, resistivity P, thickness t, cross sectional Area A A = LXt. Resistance ob this sheet ob material

$$Rs = \frac{PL}{L \times E} = \frac{P}{E} ( \sqrt{souare})$$


sheet resistance for base & emitter resiston:

not bedough


Hw - Aspect vatio of the surbace geometry.

Base resistor: 20 r to 300km. (easily fabricated)

Emitter reristor: 10 to 1 km, (Rs is 51/5Q).




Epitanial Resistor! Large value of resistance possible by base or emitter resistor achieved by using n-epitamial Collector region. Rs is 1 to 10 km/se.



The sheet resistivity of a semiconductor region Pinched Pesiston con be increased by reducing its ettecture crosssectional area. This technique is used to achieve a high value Ob sheet resistance brom the ordinary base dittured resistor. Peristance: Mr in small ara. In the big, no current can flow through the n-type material (dark region) due to the diode at Contacto in the reverse direction.

=) only a small reverse saturation current can oflow through n-material. By creating this n-typin region, the abbective cross sectional area for the conduction path has been reduced, R = 182 inches



Punch Resiston,

## Thin Film Resistor:

Vapour thin film deposition techniques used for the babrication of Ic resistors. A very thin metallic bilm usually of richrome (Nicr) of thickness less than I µm is vapour deposited on the sion layer.

using masked etching, descred geometry of this tilm is achieved to obtain suitable values of resistors. Ohmic contacts are made uring Al metallization.


Nichsome resistors are available with Rg 06 40 to 4001/savare, Resistance do to 50 km Obtained.

Advantages:
DIt has lesser and smaller pararitic components
and high brequency behaviour is better.

2) The values of thin-tilm resistors easily adjusted after babrication of by cutting a part of the resistor with a laser beam.

3) Low temp co-efficient, more stable.

Higher value of resistor obtained by depositing Tantalum over Sion layer. Disadventeres is additional process steps required bor babrication



cross section at a thin film resistor.

# Fabrication ob capacitance

Two commonly used methods are
1) Junction capacitor
2) Mos and thin tilm capacitor.


#### D Junction capacitor !-

There are two junctions in this type of diffused capacitors. Junction Ja, if reverse bit produce the desired capacitonce. A parasitic capacitance C1 is inevitable due to the junction Capacitance C1 is inevitable due to the junction between n-type epitamial layer and the substrate

⇒) The substrate held at most negative point to minimize C1.

2) The value of the Co depend upon the area of the junction, impurity concentration of the n-type epitanial layer, voltage across the junction.

2) Ca is polarised, and obtained when Ig is R.B.



#### Mos and Thin tilm capacitor: -

=) It is borically a parallel plate capacitor with sion as the dielectric.

=) The heavily doped n + region bormed during emitter diffusion forms the lower plate.

=> Thin bilm 06 aluminium metallization bosms the upper plate 06 the capacitor with Sig as the dielectric


Advantage: Nonpolar.


Silicon Nitride CSi3NH) ured as a dielectric layer.

130

=>It requires a number of additional masking and deposition steps.

=) Aluminium or tantalum ired as capacitor plates and aluminium oride (Algo3) or tantalum oride (Tago5) as dielectric material.





Structure

Ecuivalent ciscuit of a Mos capacitar.


#### Fabrication ob FET :-

JFET Fabrication!

=> the epitamial layer which formed the collector of the BJT is used as the n-channel of the JFET.

=) The p+ gate is bormed in the n-channel by the Process as diffusion or ion-implantation.

=) The n+ regions bormed under the drawn and source contact regions to provide good ohmic contact.



P-type substrate


n-channel JFFT structure.

#### MOSFET Fabrication:

- i) Enhancement type
- 11) Depletion type

## N-channel Enhancement MOSFET !-

The metallic gate G is separated from the semiconductors channel by the insulating sign layer. The insulating layer of silecon dionida guies an extremely high input resistance (100 to 10151)



n-channel MOSFET.

VT -> 3 to 6V; power supply voltage: 18 V. > drawn supply

## use ob silicon Nitride (Si3 N4)

Signy sandwiched between two sing layers and provides necessary bourier to prevent impurities penetrating through sing layer.

#### Polysilium Gate!-

Polyscrystalline silicon doped with Phosphorus is conductive and used gate electrode instead of aluminium.

n. olanovit. Trop others.


P-type waber.

=) with help of mask, source, gate and drawn included.


=> Signation region.

=) P+ impuritues are ion-implanted in the enposed
P-substrate.

a) A thick sing layer called field oxede is grown wer the pt regions.



Sign4 is removed by selective etching and Sion layer (800 to 1000 Ab) is grown over the transmitor area.




Polysilicon is now deposited over the entire wabor.


The polysilicon gate is borned by selective removal of polysilicon.

Polysilicon. Polysilicon

Cate Sing



The n+ source and drawn regions are formed by ion implantation. The field oxide and the polysilium gete prevent the penetration of doponts below these regions. Drawn and source regions are borned.



I'v cell babalcation Procure !.

as Bebone making a silium waber, puro silicon is needed which needs to be recovered by reduction and purification of the impure vilicon disside in QUANTA 1


=> crushed quarte is put in a special burnace and then a carbon electrodo is applied to generate a high temperature electric and between the electrode and the silicon dionido. It reduces the onegen brom the silicon dionide and produces carbon dionide at the electrode and mother silicon, This molten silicon is 99% pure which is insubstituent to be used Mon Processing unto a solar celle.

In order to make multi-cupitalline silicon cells various methods exist !

- 1) Heat enchange Nethod.
- 2) electro magneto coesting
- 2) Directional evoliditication septem

=) During the costing of the ingots, silicon is often already pre-doped before slicing and selling the water disks to the manufacturers

. There p type and n type doping materials are mostly boron which has 8 electrons (3 valent) and phosphorous (5 electrons) used for n type doping



stepl water Preparation:

The starting material could the substrate ce a p-type silicon water prepared. water diameter: 10 cm, 0.4 mm (400 µm) thickness.

Resistivity: 101-cm, Concentration of acceptor atom, NA = 1.4 x10 atoms

400 pm. p-type substoate 101-cm resistivity, NA 21.4 X10 atomy

stepa: Epitanial Growth:

2) An n-type epitanial bilm (5-25pm) is grown on the p-type substrate. It becomes collector region of the transiston, element of the diode, distured capacitos.

2) All active & passève components are boibricated. 2) Peristivity is 0.1 to 0.5 1cm.

n-epi layer oil - 0.5 r-cm. 5-25 Mm. p-type substrate 101-cm.

steps: onidation

A Sion layer of thickness of the order of 0.00 to a form

Step 4: Isolation Distrision!

En the given circuit, bour components have to be babricated. So, four islands are required and isolated. So, Sion is removed brom bive and isolated. So, Sion is removed brom bive dibberent places using photolithographic technique


2) Then heavy p-type distrission for a long time interval, so that p-type impurities penetrate the n-type epitanial dayer and reach the p-type substrate.

=) The concentration of NA = 5 × 10° cm³ in the region between isolation islands is lept higher region between isolation islands is lept higher than P-type substrates (NA = 1.4 × 10° atoms/cm)

Island 1 pt Island 2 pt Island 3 pt Island 4 y

pt n-epi n-epi n-epi pt


ptype substrate



step Base Dibbusion ..

=> A new layer of sion is grown over the entire water and a new pattern ob openings is bosmed using photolithographic Technique.

>> P-type impurities such as boron oire distured through the openings. It does not penetrate through n-layer into the substrate, This diffusion is used to born base region, of the transistor, resistor, anode of the diade, Tunction capacitors.




K-Transistor K- Periston to capaciton piode-

## step & Emilter Diffusion :-


DA new layer of sing is again grown over the entire water and selectively etched to open a new set of windows & n-type impurity (phosphorous) is differed. This booms transistor emitter & cathode region of idiode.

- 2) windons (w, we etc) also etched into n-region where contact is to be made to the n-type layer.
- => Heavy concentration of phosphonous (2 x 1000 cm3) doping causes a high degree ob damage to the Si-lattice, and making it semi- metallic.



# step 7 Aluminium Metallization!

- =) A thun even coating ob aluminium is vacuum deposited over the entire surbace of the unbeg.
- =) The interconnection pattern between the components is then boomed by photo-serist techniques.
- =) The undestred aluminium areas are etched away



## UNIT-I De characteristics

- From the source
- In real op-amp, current is taken.

  From the source into the op-amp inputs.
- 2) real op-amp dependent of temperature

Buy Mil For

- D.C. Characteristics are
- 1) Enput bias current
- a) Input obbset current
- 3) Input obbset voltage
- 4) Thermal drift.

## 1) Input Bias current:-

- The op-ample input is a dibberential amplibies, made of BJT 08 FET.
- -) To supply current into the bares by the external circuit, the transistor. must be biased.
- In practical op-amp a small value of dc current is parred to the input terminals to bias the input transistors.
- The bare current entering into the inverting & non-inverting terminals

are IB and IB.

DIB & IB are not exactly early due to internal imbalances between the two inputs,




fig: 1 Input Bias current.




fig: 2. Inverting amplifies with bias currents.

$$D_{B} = \frac{D_{B}^{+} + D_{B}^{-}}{2}$$

FOR 741, a bi-polar op-amp the bias current is 50 on A or less.

FOR FET input op-amp bias currents as low as 50pA.

If input voltage vi is set to zero volt,  $V_0 = 0 \, \text{V}$ .


for 741 op-amp, IMIL feed boack Revistor,

Vo = 500nA × IMIL.

= 500mV.

The output is driven to soom, with zero input due to bias consents.

This ebbect can be compensated by using a compensation Resistor Rcomp using a compensation resistor Rcomp added in between the non inverting input condided and ground. Rf



current Ist flowing through Rcomp develops a voltage V, across it.

-Vi+0+V2-V0=0.

By proper value of Rcomp,

Va cancelled with V,.

So, Vo = 0.

The voltage at node a, is -V,.

$$\sum_{i} \frac{2V_{i}}{R_{i}}$$

$$I_{\alpha} = \frac{V_{\alpha}}{R_{\alpha}}$$

FOR Compensation vo should be zero,

KCL at node à guies,

$$D_{8} = V_{1} \left( \frac{R_{1} + R_{1}}{R_{1}R_{1}} \right)$$

Assume  $D_{8} = D_{8}$ ,

$$D_{7} = V_{1}$$

Sub eqn (1),

$$\frac{V_1}{R_{comp}} = \frac{V_1(R_1 + R_f)}{R_1R_f}$$

$$R comp = \frac{R_1 R_f}{R_1 + R_f} = R_1 || R_f$$

To compensate for bias currents, the compensating Periston Rcomp should be equal to the parallel combination ob resistors lied to the inverting terminal.

April 3211337 pais

phononing pais

ghorning pais

guttree

- =) Bios current compensation will work it both IB & IB are equal.
- =) But in practical, always small difference between IB' & IB. This difference is called the offset current (Los).

DOS FOR BJT op-amp is doonA.

DOS FOR FET op-amp is 10PA.

Prom fig 3,

V, = IB Rcomp.

$$\mathbb{D}_{1} = \frac{V_{1}}{R_{1}}.$$


KCL at node a gives.

$$I_1 = \frac{V_1}{R_1}$$
.

$$\begin{array}{lll} \mathbb{I}_{\mathcal{B}} &=& \mathbb{I}_{\mathcal{B}} - \left(\mathbb{I}_{\mathcal{B}}^{\dagger} & \frac{\mathsf{R}_{\mathsf{comp}}}{\mathsf{R}_{\mathsf{I}}}\right). \\ & \mathsf{Vo} &=& \mathbb{I}_{\mathcal{B}} \mathsf{R}_{\mathsf{f}} - \mathsf{V}_{\mathsf{I}}. \\ & =& \mathbb{I}_{\mathcal{B}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}}. \\ & =& \left(\mathbb{I}_{\mathcal{B}}^{\mathsf{g}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}}\right) \; \mathsf{R}_{\mathsf{f}} - \\ & =& \left(\mathbb{I}_{\mathcal{B}}^{\mathsf{g}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}}\right) \; \mathsf{R}_{\mathsf{f}} - \\ & \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{comp}} \mathsf{R}_{\mathsf{f}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} - \mathbb{I}_{\mathcal{B}}^{\dagger} \; \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \\ & =& \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathcal{B}} \; \mathsf{R}_{\mathsf{i}} + \mathbb{I}_{\mathsf{i}} + \mathbb{I}_{\mathsf{$$

The etbect of obbset current can be minimized by keeping beedback resistance small.

=) The etbect ob obbset current can be minimized by keeping feedback resistance — muRf....



rig shows T-beedback network.

The T-network provides a beedback signal as ib the network were a single feedback resistor.

$$R_{t} < \frac{R_{t}}{2}$$

$$R_{s} = \frac{R_{t}}{R_{t}-8R_{t}}$$


# Input offset voltage: -


- 2) whenever both the input terminals of the op-amp are grounded, the output voltage should be zero.
- 5) But ein practical, op-amp shows a small non zero output voltage.
- a small voltage in millivolts is recurred to be applied to one of the required to be applied to one of the input terminals such a voltage makes the output exactly zero.
- =) This dic voltage which makes the output voltage zero, when the other output voltage zero, when the other terminal is grounded is called input terminal is grounded by Vios.
- =) The Vios can be tre (Or) -re. Nentioned in the data sheet.
- =) Smaller the value of Vios better is the matching of the input terminals.

B - 10 - 01 - 01

le v

=) Vios depends on the temperature.





Vios = [Vac - Vaca].

output voltage is


For op-amp MAIC, the input obbset. Voltage is 6 mV.

$$Va = \left(\frac{R_1}{R_1 + R_2}\right) Vo$$

$$V_0 = \left(\frac{R_1 + R_F}{R_1}\right) V_2 = \left(1 + \frac{R_F}{R_1}\right) V_2$$

## Basic op-amp Applications:

Oscale changer/ Inverter:-



=) If the ratio  $\frac{R_5}{R_1} = k$ 

where k - real constant.


closed loop gain ACL = -k.

R = = R1, ACL = -1.

The circuit is could an Inverter.

The output is 180° out ob phase with respect to input.

@ summing Amplifies:



2) ep-amp may be used to design a circuit whose output is the sum ab several input signals. Such a circuit is called a summing Amplities or a summer.

### Inverting summing Amplitus:

- =) A typical summing amplitude with three input input voltages V,, Vg, V3 & three input resistors R,, Ra, R3 & Feedback Perinton R, is shown in big.
- 2) For an ideal op-amp,

 $AoL = \infty$ ,  $Ri = \infty$ 

Input bias aurent is assumed to be zero.

The voltage at node a is zero,

non-investing input terminal is grounded.

kel at node à',

$$\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{8}} + \frac{V_{0}}{R_{f}} = 0.$$

$$-\frac{V_{0}}{R_{f}} = \frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{3}}.$$

$$V_0 = -\left[\frac{R_F}{R_1} V_1 + \frac{R_F}{R_8} V_9 + \frac{R_F}{R_3} V_3\right].$$

The output is an inverted, Sum of the inputs,

In the special case,  $R_1 = R_2 = R_3 = R_5, \quad V_0 = -\left[V_1 + V_2 + V_3\right].$ 

R when, R, = Ra = R3 = 3 Rf.

$$V_0 = -\left[\frac{v_1 + v_2 + v_3}{3}\right].$$


output is the average of the input signals.

(Inverted)

ro find Rcomp, make all inputs  $V_1 = V_2 = V_3 = 0$ . Effective input resistance  $Ri = R_1 || R_2 || R_3$ .

Rcomp = Rill Rf.

Non-inverting summing Amplitus!



=> The voltage at the (-) input terminal be Va, voltage at (+) input terminal also Va.

The nodal equation at node a is given by

$$\frac{V_1}{R_1} - \frac{V_2}{R_1} + \frac{V_3}{R_2} - \frac{V_3}{R_2} - \frac{V_3}{R_3} = 0$$

$$\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{8}} + \frac{V_{3}}{R_{3}} = \frac{V_{2}}{R_{1}} + \frac{V_{2}}{R_{8}} + \frac{V_{3}}{R_{3}}.$$

$$\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{3}} = V_{2} \left[ \frac{1}{R_{1}} + \frac{1}{R_{2}} + \frac{1}{R_{3}} \right].$$

$$V_{0} = \frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{3}}$$

$$\frac{1}{R_{1}} + \frac{1}{R_{2}} + \frac{1}{R_{3}}$$

$$\frac{1}{R_{1}} + \frac{1}{R_{2}} + \frac{1}{R_{3}}$$

The op-amp & two resistors Rf, R constitute a non-inventing Amplities,

$$V_0 = \begin{bmatrix} 1 + \frac{RF}{R} \end{bmatrix} V_0.$$

$$V_0 = \frac{V_0}{1 + \frac{RF}{R}}.$$


Sub egn & in O,


$$\frac{V_0}{1+R_F} = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$$

$$\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}$$

$$V_{0} = \begin{bmatrix} 1 + R_{\frac{1}{2}} \\ R_{1} \end{bmatrix} \begin{bmatrix} V_{1} + V_{2} + V_{3} \\ R_{1} & R_{2} \end{bmatrix} \begin{bmatrix} V_{1} + V_{2} + V_{3} \\ R_{1} & R_{2} \end{bmatrix}$$

which is a non-inverted weighted sum of inputs.





=) If all resistors are equal in value, then the output voltages can be derived wring superposition principle.


2) To find output Voi due to Vi alone,
make Va = 0. The above circuit becomes
a non-inverting amplifier, input voltage
Vi/2, at -) non-inverting terminal,

$$V_0 = \frac{V_1}{2} \left[ 1 + \frac{R}{R} \right] = V_1.$$

III by, the output vog, due to vg, alone,
Vog = -Va.

The output voltage vo due to both the inputs can be written as,

Vo = Vo1 + Voa = V, -Va.



The node N is at virtual ground, VN =0, The current ic through the capacitos is. ic = C1. d [ Vi - VN]. = C1. dui The current if through beedback Resistoris Vo , Nodal equation at node N is, cercia. ic + if = 0. C, dvi + Vo = 0.  $C_{i} \frac{dv_{i}}{dt} = \frac{V_{0}}{R_{f}} \cdot \frac{V_{0}}{V_{0}} = -R_{f}C_{i} \cdot \frac{dv_{i}}{dt}$ Vo = RfC1. dx Phason equivalent 06 above equation is,  $V_0(s) = -R_f C_1 \leq V_i(s)$ vo, vi phason representations of Vo, Vi. put s = jus, |A| = | Vo | = | -jw R F C\_1 |. = WRFC1.

$$|A| = \frac{5}{5\alpha}$$

$$f_{\alpha} = \frac{1}{2\pi R_{F}C_{1}}$$

At f=fa, is1 =1, ie odB.

- 1) The gain incurred at a rate of +20d5 doods.
  At high frequency, a dibberentiator.
  become unstable and break into oscillations.
- a) The input impedance I we, incharces with incharce in brequency around is sensitive to high brequency noise.

Practical Differentiator:

ZI

RF

V; RI

RESPONDE = RI [RF>>R].

Transfer bunction is,  $\frac{V_0(s)}{V_1(s)} = -\frac{ZF}{ZI} = -\frac{SRF(I)}{(I+SRF(F)(I+SC_1R_1)}$ 

For 
$$R_{f}^{c_{f}} = R_{i}^{c_{i}}$$
,

 $\frac{V_{o}(s)}{V_{i}(s)} = -\frac{SR_{f}^{c_{i}}}{(1+SR_{i}^{c_{i}})^{2}} = -\frac{SR_{f}^{c_{i}}}{(1+\frac{1}{2}\frac{f}{fb})^{2}}$ 

fb = 1 8 TR, G, Fa< fb< fc. FOR good differentiation,

T > ReC,.

A good dibberentiator may be designed by 1) Choose to equal to the highest brighency 06 the input signal. Arrune c, < 1 MF.

a) choose  $f_b = 10fa$ calculate R, & CF.  $R_1C_1 = R_FC_F$ .

,8

1-0

13.4 %

Ideal op-amp characteristics:




Fig Shows an ideal op-amp. It has a input signals V, , Va applied to noninverting and Inverting terminals.

1) An ideal op-amp draws no current at both the input terminals. i.e I, 3-820. Input impedance is intinite.

2) The gain ob an ideal op-amp is infinite (00), hence the differential. input vd = v, -va is zero for the finite output voltage vo.

# ) Infinite voltage gain: -

AOL = 00.

It is the differential open loop gain and is intinite too an ideal op-amp.

2) Indivite Input Impedance :-

Input impedance Zin = Vin

This enruses that no current can blow into an ideal op-amp.

co zero output impedanco (80=0).

The ideal op-amp acts as a perted interval vollage source with ho interval revisional

Output voltage of the op-amp remains. Same, irrespective of the value of boad revisionce connected.

d) zero obbset voltage (vios = 0).

The presence as the small output voltage though  $V_1 = V_8 = 0$  is called our observed voltage. It is zero for an ideal op-amp.

e) Intimite bound width :-

The songe ob brequency over which the ampliture perbormance is satisfactory is called its bandwidth. The bandwidth of an ideal of-amp is intinite.

The gaun of the op-amp will be constant over the brequency range from d.c (o frequency) to do frequency.

P) Intimula CMRR (p=0).

CMRR = Differential gain Common mode gain

Thus for an ideal op-amp. common mode gain is O. so, CMRR is ao.

9) Infinite slew rate: (s =00).

expressed in V/Ms.


h) no effect of temperature

i) Power rupply Rejection Ratio:

The power supply rejection ratio is defined as the ratio of the change in input offset voltage due to the change in supply voltage producing it.

Ideal value is zero.

# The Inverting Amplibies



=) This circuit need of all the op-amp circuits.

=) The output voltage vo is bed back to the inverting input terminal through the R<sub>f</sub>-R<sub>1</sub> inverting input terminal through the R<sub>f</sub>-R<sub>1</sub>

## Rf & Feed borck Resiston.

2) Input signal Vi applied to the inverting input through R, , Non-inverting input terminal of op amp is grounded.

### Analyris :-

Assume an ideal op-aump. node a is at grounded potential. Current i, through R, is,

op-amps draw no current.

output vollage,



- ve sign indicales a phare shift 06 180° between vi & Vo.

gain of the inverting amplifier,

$$A_{CL} = \frac{V_0}{V_L} = -\frac{R_F}{R_I}$$

Nodal Equation at the node a' is,

Va > voltage at node a. a is at virtual ground. Va = 0.

- =) The value Ob R, kept large to avoid loading effect.
- =) Load Resistor R.L is put at the output.
- => If Revistances R, and Rf are replaced by impedances Z; B Zf, then

Foundtion (3) is valid only if the op-amp is an ideal one. For a practical, enpression for dored loop voltage gain calculated using low brequency model.

## Practical Inverting Amplitude:

The input impedance Ri ob an op-amp is mually greater than RI.

So, arrume Veg = Vi, Reg = R,

From the output loop, fig(b),

$$0 \Rightarrow \frac{V_0 - iR_0}{A_{0L}} = V_d . \qquad (3).$$

sub (3) in eqn (2),

Vo (V+

Vo-iRo+iRfAOL+VOAOL=0,

$$V_{0} = 0$$
.
 $V_{0} = 0$ .
 $V_{0} = 0$ .

KUL loop equation, (Ro-RSPOL)

put the value i from eqn (4) in eqn (5). out out that the the the widows

$$AcL = \frac{Vo}{Vi} = \frac{Ro - AoLR_f}{Ro + R_f + R_i (1 + AoL)}$$


AOL >>1, AOLR, >> RO+RF.

#### Input Revistance Ri

writing the loop equation and solving for Rif,

Equivalent circuit of a practical op-amp inverting Amplitier.

simplified circuit bring Thevenin's convalent.



Eouivalent circuit for computing Rob.

#### A.C characteristics.

#### Frequency Response:

Ideally an ep-amp have an intinite bandwidth. It its open loop gain is 90 dB, with d.c signal its gain should remain the same, 90 dB through audio and on to high radio frequencies. The practical op-amp gain, decreases (rolls-eff) at higher frequencies.

- =) It is because there must be a capacitive component in the equivalent circuit of the op-amp. This capacitance is due to the physical characteristics of the device (BJT OS FET) wed and internal construction of op-amp.
- =) For an ep-amp with only one break (corner)

  Frequency, all the capacitor ebbects can be

  represented by a single capacitor C.





Fig: High Frequency model at an ap-amp with single corner frequency.

The open loop voltage gain ob an op-amp is  $V_0 = \frac{-\dot{J}Xc}{R_0 - \dot{J}Xc} \quad A_{0L}Vd.$ 

$$A = \frac{AoL}{(1715)}$$

The magnitude and the phase angle of the open we loop voltage gain is

$$|A| = \frac{AoL}{\sqrt{1+(\pm 1\pm 1)^2}}$$



open bop magnitude characteristics in semilog paper phase characteristics for an op-amp with single break frequency.

=) From the fig, phase characteristics phase angle is zero at frequency f=0. At corner frequency  $f_1$ , the phase angle is  $-45^{\circ}$  (lagging), at intinite frequency the phase angle is  $-9^{\circ}$ .


A = 
$$AoL$$
 $1+i(f|f_1)$ 
 $1+i(w|w_1)$ 
 $AoL$ 
 $AoL$ 

The transfer function of our op-ourse with three break frequencies can be assumed

$$A = \frac{AoL}{\left[1+\dot{d}f|_{F_1}\right]\left[1+\dot{d}f|_{F_2}\right]\left[1+\dot{d}f|_{F_2}\right]} \sim f_2.$$

$$A = \frac{A_{0}L \cdot \omega_{1} \cdot \omega_{2} \cdot \omega_{3}}{(s+\omega_{1})(s+\omega_{2})(s+\omega_{3})}.$$

0 < 60, < 602 < 603.



Approximation of open loop gain Us Fredring and, open loop fredring response is flat (90dB)

From low fredrincies to 800 kHz.

The gain drops from 90 dB to 70 dB, at 200KHZ -24HZ.


At Freemency from aMHZ - BOMHZ, rolls obs rate is -40 dBlderade.

#### A fo I commerter ..

voltage to current converter :-

For many applications, one may have to convert a voltage signal to a propostional output current. For this, two types of corcuits possible,

V-I converter with floating load. V-I converter with grounded load.




voltage to current converter with floating

=) In the above big ZL is floating. voltage at node a' is vi,

Vi = i\_RI (as Ig = 0).

il = Vi
Ri\*

The input voltage vi is converted with an output current of VIRI. The same current flowing through the load and signal source.



Voltage to current converter with grounded load.

Let VI be the voltage at node a,

using KUL,

$$\frac{V_i - V_j}{R} + \frac{V_0 - V_j}{R} = L$$


Vi + Vo - & VI = iLR.

$$V_1 = \frac{V_1 + V_0 - iLR}{2}$$

op-amp is non-inverting mode, the gain ob the circuit is  $1 + R|_{R} = 2$ . The output voltage is,

A voltage to current converter is used for low voltage dc and ac voltmeter, LED, zener diode tester.

CONTROLL TO VOLLAGE CONTRACTOR



- a) Photocell, photodicale, photosopholic all give an encount output arrent that is proportional to an incident radiant energy on light.
- to voltage viving a = V + V (involver).
- E)(-) input berminal is at virtual ground, no current thous through Rs and virtual ground, no through the feed back Resistor Rs.

  Thous through the feed back Resistor Rs.


  Output voltage  $V_0 = -i \leq Rs$ .
  - =) MATHI (IB = 3NA) used to detect lower currents.
  - E) Risistor Rf shunted with a capacitor

    Cf to reduce high frequency noise and

    possibility of oscillations.

50


For the circuit diagram shown below determine the output voltage Vo:



Solution: -

$$V_0 = -\frac{R_F}{R_I} \left( V_x - V_y \right).$$

$$= -\frac{1 \text{ kel}}{1 \text{ kel}} \left( A - A \right).$$




For the non-inverting Amplifier,

$$\frac{V_0}{V_{\text{UM}}} = 1 + \frac{R_E}{R_1}.$$

$$= 1 + \frac{5}{1}$$

(ii) Determine the output voltage for the given circuit: 2k




This is an investing summing Amplifier.

$$V_{0} = -\left[\frac{R_{F}}{R_{I}}V_{I} + \frac{R_{F}}{R_{D}}V_{Q} + \frac{R_{F}}{R_{D}}V_{3}\right].$$

$$= -\left[\frac{2KL(2) + \frac{2}{Q}}{1KL}(1) + \frac{2}{Q}(-2)\right].$$

$$= -\left[4 + 1 - 2\right].$$

1 Determine the vollage gain of the op. amp Shown in July : -



Given: R, aloku, RF = 47km.

The circuit is inventing Amplifier

Grain = 
$$\frac{V_0}{V_{UN}} = -\frac{R_{Pl}}{R_1} = \frac{47 \times 10^3}{10 \times 10^3} = -4.7$$

-ve sign indicates phase shift he investing mode.

(8) An input ob 30 is sed to the non-inverting teaminal to an operational Amplifus. The amplibus has Ricolokul, RF =10 KM, Find the subput voltage


R1 = 10KM, RF = 10KM, Vin = 3V.

$$AF = \frac{1+10}{10} = \frac{2}{3}$$


$$AF = \frac{V_0}{V_m} = \frac{2}{3}$$

$$V_0 = \frac{5}{3}$$

Key pount: - Non inverting Amplifier always amplifies voltage at its non-inverting terminal.



Vin directly applied.



Vin applied through resistive around

$$V_{B} = \frac{R_{3}}{R_{3} + R_{3}} \times V_{in}.$$


$$V_{D} = \frac{1 + R_{F}}{R_{1}} \frac{R_{3}}{R_{2} + R_{3}} \times V_{in}.$$

8 Find to for the circuit shown below: -

$$V_0 = \left(1 + \frac{R_F}{R_I}\right) V_B.$$

$$= 1 \left[\frac{50 \times 10^3}{10 \times 10^3}\right] 5$$

Find Vo for the following circuit ! -



when to is acting, 30 is grounded, then it is investing amplifier.


$$= -\left(\frac{4}{2}\right) \times 4 = -8 \text{ V}.$$


when 3V is acting, 4V is grounded, it is non-involved. non-inverting amplifier

Vog = 
$$\left(1 + \frac{RF}{RI}\right) \times 3 = \left(1 + \frac{4}{2}\right) \times 3$$
.

when 3v is acting, 4v is grownded. Le acts on non-viewerting amplifies.

5) Find Vo For the following circuit: -





case! Iv is acting, all the sources grounded.

Node B is grounded, node A is virtual ground.

25 km does not covery any current.

Voi = RF) Vin (Inverting).

$$=-\left(\frac{50}{40}\right)\times 1$$
 = -1.25 V.


case à 2 v is acting, all the sources are ground

Vog = 
$$-\left(\frac{50}{85}\right) \times 2 = -40$$
. (Irwesting).

cared .
3 v is acting, all the sources are grounded.

Ret 
$$\sim V_B = \left(\frac{R_3}{R_2 + R_3}\right) v_{in}$$
.

=15.3846KM



$$V_B = \frac{R_2}{(R_2 + R_3)} \times 3$$
.
$$= \frac{18}{(10 + 12)} \times 3$$
.

= 1.6363 V.

= 6.9545V.


$$V_{0} = \frac{7.5}{15.3846}$$

$$V_{0} = \frac{7.5}{15.3846}$$


$$V_{0} = \frac{7.5}{15.3846}$$

$$V_{0} = \frac{1.0909}{15.3846}$$

Vo = Vo1 + Vo2 + Vo3 + Vo4 . = 4.6363 V . = -1.85 - 4 + 6.9545 + 4.6363 -= 6.3408 V .




solution: - use superposition principle. consider 4V alone, short QV.



 $V_B = \frac{1 \text{ kn}}{(1 \text{ kn} + 1 \text{ kn})} \times 4V$ . [use potential duider rule].

Vol = [1 + Rf RI] VB.



1 Design a op-amp circuit to give an output Vo = V1 - 2 V2 + 2 V3 - 3 V4.

The tre & -ve berns can be added separately wring two adders and then subtractor wied.

choose RF1 = 100km; FOR VI + avg.

$$V_{01} = -\left[\begin{array}{c} R_{5} \\ R_{1} \end{array} V_{1} + \frac{R_{5}}{R_{3}} V_{3} \right].$$

100ku2 R1; 100 = R3 => R3 = 501cu.

$$R_1 : \frac{100}{8}$$
 $R_1 : \frac{100}{8} = -V_1 - 8V_3$ 
 $R_1 : \frac{100}{8} = -V_1 - 8V_3$ 

FOR -2 V2 - 3 V4, choose Rfa = 12 blcm.

$$V_{02} = -\left[\frac{R_F}{R_2}V_2 - \frac{R_F}{R_4}V_4\right],$$

$$\frac{RF}{RQ} = 2 ; \frac{RF}{R4} = -3.$$

$$\frac{R2}{120} = R2$$
;  $\frac{120}{3} = R4$ .


$$\frac{20}{2}$$
 = Ra;  $\frac{120}{3}$  =  $\frac{120}$  =  $\frac{120}{3}$  =  $\frac{120}{3}$  =  $\frac{120}{3}$  =  $\frac{120}{3}$  =

The output of subtractor is Vo = Vo2 - Vo1.

 $\frac{V_0 = (-2V_2 - 3V_4) - (-V_1 - 2V_3)}{V_0 = V_1 - 2V_2 + 2V_3 - 3V_4}$ 

$$\frac{V_0}{V_0} = \frac{V_1 - 2V_2 + 2V_3 - 3V_4}{V_0}$$

Now consider 8V source, Short 4V.



$$V_{B} = \frac{1 \text{kn}}{1 \text{kn} + 1 \text{kn}} \times 8V.$$

$$= \frac{8}{9} = 1V.$$

$$V_{O} = \left(1 + \frac{R_{F}}{R_{1}}\right) V_{B} = \left(1 + \frac{4}{2}\right) \times 1.$$

$$= 3V.$$

Vout = Voi + Vo2 = 60+30 = 90.

1 Draw an adder circuit for the given empression Vo = - (0.14 + v2 + 5 v3).

$$V_0 = -(0.1V_1 + V_2 + 5V_3).$$


$$= -\left[\frac{R_F}{R_1}V_1 + \frac{R_F}{R_2}V_2 + \frac{R_F}{R_3}V_3\right].$$

choose RF = 10km,

hoose 
$$RF = RF V_1$$
.

$$\frac{RF}{RI} = 0.1; \frac{RF}{R2} = 1; \frac{RF}{R3} = 5.$$

$$\frac{10}{0.1} = R_1$$
;  $\frac{10}{1} = R_2$ ;  $\frac{10}{5} = R_3$ .  
 $\frac{10}{0.1} = R_1$ ;  $\frac{10}{1} = R_2$ ;  $\frac{10}{5} = R_3$ .  
 $R_1 = 100 \text{ ku}$ ,  $R_2 = 10 \text{ ku}$ ,  $R_3 = 4 \text{ ku}$ .



use the subtractor with all the resistances of some value  $R = 100 \, \text{km}$ .

① Design an adder\_subtractor circuit for  $V_0 = 8V_1 + 5V_2 - 10V_3$ .

Step Design adder to get 24,+5 va.

$$V_{01} = -\left[\frac{RF_{1}}{R_{1}}V_{1} + \frac{RF_{1}}{Ra}V_{2}\right]^{2}$$
 $\frac{RF_{1}}{R_{1}} = a$ ;  $\frac{RF_{1}}{Ra} = 5$ .  $V_{01} = -aV_{1} + 5V_{2}$ .

 $\frac{RF_{1}}{Ra} = a$ ;  $\frac{RF_{1}}{Ra} = 5$ .  $V_{01} = -aV_{1} + 5V_{2}$ .

Choose  $RF_{1} = 50$ ku,  $S_{0} = 5$   $R_{1} = asku$ .

 $\frac{50}{R^{2}} = 5$   $R_{2} = 10$ ku.


Generate 1013 wing investing Amplifies,

$$\frac{R_{F33}}{R_3} = 10$$
 =)  $R_{F30} = 10R_3$ .  
 $SOR_{F3} = 50kA$ ,  $R_3 = 51kA$ .

use subtractor Vo = Voz-Vol.

$$V_0 = -10V_3 - [-2V_1 - 5V_2].$$

$$= 2V_1 + 5V_2 - 10V_3.$$



B Derign a practical Integrator circuit with a d.c. gain ob 10, to integrate a square wave of 10kHz.

dic gain for the practical Integrator,

The magnitude of the gain A is,

$$|A| = \frac{R + |R|}{\sqrt{1 + \left(\frac{f}{fa}\right)^2}}; \text{ at } f = 0, \text{ d.c. comodition}$$

$$|A| = \frac{R + |R|}{\sqrt{1 + \left(\frac{f}{fa}\right)^2}}; \text{ at } f = 0, \text{ d.c. comodition}$$

1

The input frequency of = 10kHz.

FOR proper inbegration, of ≥ 10 fa.

Ja > Break Frequency of the practical Integrator.

$$\frac{f}{fa} = 10$$
.

 $fa = \frac{f}{10} = \frac{10 \times 10^{3}}{10} = 1000 Hz$ .

 $fa = \frac{1}{4 \times R_{F} C_{F}}$ 
 $fa = \frac{1}{4 \times R_{F} C_{F}}$ 

Choose, R, = loku, RF = 10xR, = 10x10=100ku.

$$C_F = \frac{1}{8\pi R_F \times 1000}$$

$$\frac{1}{8\pi \times 1000 \times 100 \times 10}$$

$$C_F = 1.5915 \times 10^9 (0.8) 1.6 hF.$$

Rcomp'= R, 11 RF.

Recomp = 
$$\frac{10 \times 100}{10 + 100}$$
 =  $9.09 \text{ km}$ .

Recomp =  $\frac{10 \times 100}{10 + 100}$  =  $9.09 \text{ km}$ .

Recomp =  $\frac{10 \times 100}{10 + 100}$  =  $\frac{9.09 \text{ km}}{10 + 100}$ .

Obesign a practical differentiator circuit that will differentiate on input signal with the finax = 100 Hz.

selm

$$R_{1}C_{1} = R_{F}C_{F}$$
; 
$$C_{F} = \frac{1.591}{R_{F}} \times \frac{0.01M_{F}}{R_{F}}$$

$$C_{F} = \frac{R_{F}C_{F}}{R_{F}} = \frac{1.591}{15.91} \times \frac{0.01M_{F}}{10.01M_{F}}$$

steps to derign practical Differentiation!

O choose fa ou the highest proquency of the input signal.

D'choose c, leu than IMF, calculate Rp.

(3) choose of as 10 times of a which ensures Dealculate Ry, Cp, brom Ric, = RFCP.

B Rcomp = RITIRE. Practically earned to RI.

Integrator :- CF Riomp-Ris

2) If we interchange the registor and capacitor of the differentiator, integrator circuit is obtained.

The nodal equation at Node N


$$\frac{V_i^2 + C_f \frac{dV_0}{dt}}{R_1} = 0$$

$$\frac{dV_0}{dt} = -\frac{1}{R_1 C_f} V_i^2$$

Integrating both sides we get.


Volo) - initial output voltage.

=) o/p voltage propositional to the time integral of the input, RICF & time constant of the integrator.



$$V_0(s) = -\frac{1}{sR_1C_F}V_1(s)$$
.  
 $s = j\omega$ ,  
 $V_0(j\omega) = -\frac{1}{j\omega R_1C_F}V_1(j\omega)$ .

The frequency of b is the brequency at which the gain of the integrator is odB and is given by;



Enguency response of a basic and Lossy integrator.

of delivery on forders to ( out

#### Applications of op-amp.

Instrumentation Amplitus and its applications

The transducer Bridge, Log and Antilog Amplifiers,

Analog multiplier & Divider, First and second order

active filters, Comparators, multivibrators, waveform

generators, clippers, clampers, Peak detector,

s/H circuit, D/A Converter (R-AR ladder and

weighted resistor types), A/D converters using

op-amps.

# Instrumentation Amplifiers:-

The special amplifier which is used for such a low level amplification with high cMRR, high input impedance to avoid lading, low power consumption and some other features is called an Instrumentation Amplifier.

It is also called data amplifier and is barically a difference Amplifier.

The expression for voltage 8 aun is,

V<sub>0</sub> → output of the Amplifier.

Va-V, → Differential input which is to be amp red.

Requirements of a Good Drobrumentation Amplifus

#### 1) Finite, accurate and stable gain: -

As very low level signals are required to be amplified by the Instrumentation Amplifiers. The gain in the range of 1 to 1000. The gain has to be accurate and closed loop gain must be stable.

#### 3) Easier gain adjustment:

The gain adjustment must be easier and precise. Gain adjustment is done wing a Potentiometer or digitally with the help of switches which are JFET or MOSFET switches.

#### 3) High input impedance:


To avoid the loading of input sources, input impedance of the instrumentation Amplifier must be very high.

#### 4) Low output impedance:-


Externally low output impedance (ideally zero) to avoid the loading.

- 5) High CMRR.
- 6) Low power consumption.
- 7) Low thermal and time drifts.
- 8) High slew rate.

# Three op-amp Instrumentation Amplifica :-



Analysis of Three op-amp Enstrumentation Amplifier:



The output of the op-amp Aa is voa.

The node A potential of op-amp A, is VI.

Realistic Assumption, the potential of node B
is also VI. Potential of G is also VI.

The node D potential ab ep-amp Aa is va. I From the realistic assumption, potential of node c is also va. Potential ab H is also va

2) Input current at ap-amp A, Aa both are o I remains same through RFIRGRFA.

Apply ohm's law between nodes E and F,

Let R f1 = R f2 = R f.

$$\frac{1}{8R_{5}+R_{5}} = \frac{V_{01}-V_{02}}{8R_{5}+R_{5}}$$

observation of nodes G and H,

$$\frac{1}{RG} = \frac{V_G - V_H}{RG} = \frac{V_I - V_R}{RG} = \frac{C3}{RG}$$

Equate (8) & (3),

$$V_{02} - V_{01} = \frac{(8R_{f} + R_{G})(V_{2} - V_{1})'}{R_{G}} - (4)$$

sub 
$$\bigcirc$$
 in  $\bigcirc$ ,

overall

gain ob

the circuit  $V_0 = \frac{Ra}{R_1} \left[ \frac{(2R_F + RG)(Va - V_1)}{RG} \right]$ 


example  $V_0 = \frac{Ra}{R_1} \left[ \frac{1 + \frac{2R_F}{RG}}{RG} \left[ \frac{Va - V_1}{RG} \right] \right]$ 

#### Advantages :-

- 1) Due to variable resistance RG, the gain can be easily varied.
- a) The input impedance depends on the input impedance of non-inverting amplifur's which is high.
- 3) The output impedance of the op-amp A3 which is very very love.
- 4) The CMRR of the op-amp A3 is very high.

### Applications!


# (1) remperature controller:



simple temperature controller.

- constructed using thermistor in the transducer bridge.
- >) The bridge is set balanced for a particular reberrence temperature.
- =) Any change in this temperature, the instrumen.
- -bation amplifier produces the output voltage.
- which inturn controls the on-off of the heating unit to control temperature.
- (8) Temperature Indicator:-
  - =) The same circuit used as temperature indicator.
- => Bridge is kept balanced at some reberence temperature when Vo = 0 V.
- => The meter connected at the output is calibrated. As temp changes, amplifies output also changes.
  - (3) light intensity Meter: -
- =) In the same ciscuit thermistor replaced with a photocell used as a simple light intensity meter.
- => The bridge is made balanced for the darkness condition. When Light falls on the photocell its resistance changes and produces unbalanced bridge condition.
- => This produces the output, which inturn produces the meter detlection.

# Analog weight scale :-



- =) strain gauges are used in all the four arms of the bridge can be used as a simple analog weight scale.
- =) The elements are mounted on the borne of the weight platform.

stroum gauges in the opposite arm clongabe while the stroum gauges in other two opposite arms get com pressed.

RTI, RT3 decreases. RT3, RT4 increases.
under no weight on the platform, the bridge is
balanced RTI = RT2 = RT3 = RT4 = R. Bridge output
is ov.

unbalanced Condition, the change in Resistance is AR ohms. Increase of DR for RTD, RTH, Decrease of DR for RTI, RT3.

$$V_{b} = \frac{(R + \Delta R) V dC}{R - \Delta R + R + \Delta R} = \frac{(R + \Delta R) V dC}{2R}$$


$$V_{a} = \frac{(R - \Delta R) V dC}{(R - \Delta R) V dC} = \frac{(R - \Delta R) V dC}{2R}$$

$$V_{ab} = V_{b} - V_{a} = \frac{(R + \Delta R) V dC}{2R} = \frac{(R - \Delta R) V dC}{2R}$$

Net output voltage is,

#### Log and Antilog Amplifier: -

- 2) To have direct dB display on digital voltmeter and Spectrum analyses, Log amplifier wed to Perborn this bunctum.
- 2) Log amplifier wed to compress the dynamic range of a signal.



Fundamental log Amp circuit.

- =) A grounded base transistor is placed in the feedback path. Collector is held at virtual ground and the base is also grounded.
- => The Eransistor's voltage-current relationship becomes that ab a diode.

Ic = IE box a grounded borne Transistor.

Ic = Is [e qVE | KT - ].

where Is = Emitter Saturation current = 10 A.

A = Boltzmann's Constant

T = Absolute temperature (m°k).

Taking natural log on both sides,

$$T_C = \frac{Vi}{R_1}$$


$$-V_0 = \frac{kT}{q} ln \left[ \frac{V_i}{R_i Is} \right].$$

$$V_0 = -kT \ln \left[ \frac{V_i}{V_{reb}} \right]$$
.

where Vreb = R, Is

2) The emitter saturation current Is varies from transistor to transistor and with temperature So, stable reberence voltage Vreb cannot be obtain

This is eliminated by the circuit



Log amplifier with saturation current and temperature compensation.

Assume, 
$$I_{SI} = I_{SQ} = I_{S}$$
.

$$V_{I} = -\frac{kT}{Q} \ln \left( \frac{V_{I}}{R_{I}I_{S}} \right).$$

$$V_{Q} = -\frac{kT}{Q} \ln \left( \frac{V_{RD}}{R_{I}I_{S}} \right).$$

$$V_{Q} = V_{Q} - V_{I} = -\frac{kT}{Q} \ln \left( \frac{V_{RD}}{R_{I}I_{S}} \right) - \frac{kT}{Q} \ln \left( \frac{V_{I}}{R_{I}I_{S}} \right).$$


$$= \frac{kT}{Q} \left[ -\ln \left( \frac{V_{RD}}{R_{I}I_{S}} \right) + \ln \left( \frac{V_{I}}{R_{I}I_{S}} \right) \right].$$

$$= \frac{kT}{Q} \left[ \ln \left( \frac{V_{I}}{R_{I}I_{S}} \right) - \ln \left[ \frac{V_{RD}}{R_{I}I_{S}} \right].$$

$$V_{Q} = \frac{kT}{Q} \left[ \ln \frac{V_{I}}{R_{I}I_{S}} \right] = \frac{kT}{Q} \left[ \ln \frac{V_{I}}{V_{RD}} \right].$$

Reberence level viet is now set. dependent upon temperature and directly Proportional to T. The ap-amp A4 provides a non-inventing gain of 1+ Re

=) The circuit is expensive, reduces 4 op-amps. The same circuit obtained wing two op. amps.




log amplitier wring two-op-amps only.

Antilog Amplitier: -

=) The input Vi for the antilog-amp is fed into the temperature compensating voltage divider R& and RTC and then to the base 06 Qg. =) The output Vo of the antilog amp is bed back to the inverting input of A, through Peris ton R,.

Since the base of Q, is tied to ground,



Antilog Amplitier.

The bare voltage VB 00 Qa is,

The voltage at the emitter of Qa is,

Emitter voltage of ag is VA,

Terespo

$$\frac{RTC}{Ra + RTC} V_{c}^{2} = -\frac{RT}{9} \left[ \ln \frac{V_{c}}{R_{s} \pm S} - \ln \frac{V \pm b}{R_{s} \pm S} \right]$$

$$-\frac{9}{KT} \times \frac{RTC}{Ra + RTC} V_{c}^{0} = \ln \left[ \frac{V_{c}}{V_{A} \pm b} \right]$$

changing natural log change in to leg 10.

$$-0.4343 \left(\frac{q}{RT}\right) \left(\frac{RTC}{Ra+RTC}\right) v_1^2 = 0.4343 \times ln\left(\frac{v_c}{v_{Ra}}\right)$$

$$-k^{l}v_1^2 = log_{10}\left(\frac{v_c}{v_{Rab}}\right)$$
where  $k^{l} = 0.4343 \left(\frac{q}{KT}\right) \left(\frac{RTC}{Ra+RTC}\right)$ .
$$-k^{l}v_1^2 = \frac{V_0}{V_{Rab}}$$

$$V_0 = V_{Rab} \left(10\right)$$

755 log/antilez amplitur Ic chip is available.

Analog Multiplier: .

Applications :-

(i) Frequency doubling.

cii) Measurement of real power.


iii) Detecting phare-angle difference between two signals at equal breamency.

(iv) Multiplying two signals

V) Dividing one signal by another.

Vi) Talking sauare root of a signal

vii) Sauaring a signal.



Multiplier Symbol.

Two signal inputs (Ux, Vy) are provided.
The output is the product of the two inputs
divided by a reberence voltage Vreb.

Internally vieb is set to lovalt.

As long as,

Vx < Vreb.


Power Supply voltage can range From ±8V to ±18V. whally power supplies wed for ±15V.

- =) Both inputs are positive, Ic -> one auadrant multiplier =) one input is the, the other is allowed to swing both the 8-re, -> Two auadrant multiplier.
- =) If both inputs either +ve or -ve, Ic -> Four audrant multiplier.

Log-antilog method: -

lnvx+lnvy=ln(vxvy).

sum of the logarithm of two numbers equals the logarithms of the product of those numbers.



multiplier Ic chips are AD 533, AD 534, AD 633.

## Frequency Doubling ! -

Let Vm = Vn Sin wt

Vy = Vy sin (wt+0).

0 -> phase difference between two signals

Vo = Voc Vy sinut (sinut cosa + sina coswt).

Vreb (sin wt cosa + Sin a sin wt cosuz)

sing = 1- cos a. - c1)

cos 2 = 2 cos 2 - 1. - c2)


0058/24 = 1 cos8x + 1. cos8x = 1+ cos8x = cos8x + 121) cos8x = 1 + 1 cos8x.

sinda = 
$$1 - \frac{1}{2} - (\frac{1}{2}) \cos 8a$$
.  
=  $\frac{1}{3} - \frac{1}{3} \cos 8a$ .  
 $\frac{1}{3} - \frac{1}{3} \cos 8a$ .

The circuit works as an ideal doubler, it same frequency is applied to both the inputs.

The output contours a de term and a regative cosine wowe ob double brequency. It is removed by using a IMF coupling capacitor between load and the output terminal.

Sanarer arail :-



#### sauarer circuit

Baric multiplier can be used to saware any the or we number. The number represented by a voltage between 0 to Vzeb.

- =) Vi representing the number is connected to both the inputs.
- =) It is possible to sauare a sinewave voltage too.
- =) scriewave voltage Vi = Vm sinut is applied to both the inputs.

$$V_0 = \frac{V_1^2}{V_{Reb}}$$
 $V_1 = 5 \sin 4 \pi \times 10^4 E$ 
 $V_{Reb} = 10 V$ 
 $V_{Neb} = 1$ 

The output contains de term and Frequency is doubled.

Phase angle Detection:

The two input signals applied to a multiplier are

The phase difference a between the two input signals can be calculated From the dc Component in the output voltage Vo.


#### Divider :-

Diviruin, the complement of multiplication can be accomplished by placing the multiplier circuit in the op-amp's beedback loop.

Input signals 12 & to 12 as dividend and divisor respectively.

The op-amp's inverting terminal is at virtual ground.

$$\begin{aligned}
\mathbf{I}_{\mathcal{Z}} &= \mathbf{I}_{\mathcal{A}} \\
\mathbf{I}_{\mathcal{Z}} &= \frac{V_{\mathcal{Z}}}{R} \\
V_{\mathcal{A}} &= \frac{V_{\mathcal{Z}} V_{\mathcal{Y}}}{V_{\mathcal{R}} b} &= \frac{V_{\mathcal{Z}} V_{\mathcal{O}}}{V_{\mathcal{R}} b} \\
V_{\mathcal{A}} &= -\mathbf{I}_{\mathcal{A}} R.
\end{aligned}$$



Multiplier Ic Contigued as divider.

$$I_{\mathcal{Z}} = I_{\mathcal{A}}$$

$$I_{\mathcal{Z}} = -\frac{V_{\mathcal{X}}V_{\mathcal{O}}}{V_{\text{Reb}}R}$$

$$V_{\mathcal{Z}} = I_{\mathcal{Z}}R = -\frac{V_{\mathcal{X}}V_{\mathcal{O}}}{V_{\text{Reb}}R} \times R = -\frac{V_{\mathcal{X}}V_{\mathcal{O}}}{V_{\text{Reb}}}$$

$$V_{\mathcal{O}} = -\frac{V_{\mathcal{X}}V_{\mathcal{O}}}{V_{\mathcal{X}}}$$


To find Square Roots: -

A divider circuit wed to find soware roots by connecting both the inputs of the multiplier to the output ob an op-amp.

VA = 
$$\frac{V_0}{V_{reb}}$$
 $V_A = -V_{in}$ 
 $V_0^2 = -V_{in} \cdot V_{reb} \cdot V_{o} = \sqrt{V_{reb} \cdot |V_{in}|}$ 
 $V_0 = \sqrt{V_{reb} \cdot |V_{in}|}$ 

output to is proportional to square root of magnitude of Vin. Vin range between -1 15 - 10 V.






Finding Saware roots.

comparators: -

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reberence voltage at the other output.





Transfer characteristics (a) Ideal comparator (b) practical comparator.


30

clavilification ob comparators is Non-inverting comparator. ii) Inverting comparator.

# ci) Non-inverting comparator:







(d) practical Non-inverting comparator


and a time varying signal vi is applied to (+) input.

The subjut vortage is at -Vsat for Vi > Vreb.

The subjut vortage is at +Vsat for Vi > Vreb.

s) The output waveborn is a sinusoidal input signal applied to the (+) input.

=> In a practical circuit, viet is obtained by using a loker potentiometer which forms a voltage divider with the supply voltages vt & v. Vreb abtained by adjusting the loker potentiometer.



Fix a practical inverting comparator, reberence voltage is applied to the (+) input and Vi is applied to (-) imput.


#### Applications ob comparator !-

i) zero crossing Detector.

ii) window Detector.

iii) Time marker generator.


iv) phase meter.




The baric comporator can be ired as a zero crossing detector provided that vreb set to zero. The circuit is also called sine to saware vous generator.

window Detector circuit is used to mork (ii) window Detector: the instant at which an unknown input is between two threshold levels. 3 indicators are

ured.	Yellow LED 3	GREEN LEDZ	Red LED 1.	14
Input(volts)  Less than 3 V  Between 3 V & 6 V  Greater than 6 V	OM OFF OFF	066 0N 066	obb on.	
			The second secon	



Time Marker Generator :-



=) The output of the Zew-crossing detector is differentiated by an RC Circuit (RC<CT)

=> The voltage v' is a series of the & -ve pulses

=) The negative portion is clipped abb abter paring


2

through the diode & and the waveborn VL. The Sinuroid has been converted into a train of the Pulses of spacing T and may be used for triggering the monoshots, SCR, sweep voltage of CRT etc.

#### Phase Detector:

phase angle between the voltages can also be measured using the previous circuit. Both voltages are converted into spikes and the time interval between the pulse spikes of one input and that of the other is measured, one can measure phase angles from 0° to 360° with such a voiscuit.

Sauare wave Generator (Astable Multivibrator)



simple op-amp Savare wave generator

waveforms.

=) It is also called free running oscillator. = Ra of the output is fed back

to the (+) input terminal.

- =) Reberence voitage Vreb is BVo. It takes + 13 Vsator
- -BVsat. =) The output is fed back to the (3 input terminal) abter integrating by means of low pars Rc combination

=) At instant of time, when the output is at + Vsal.
the capacitor starts charging towards + Vsal
through R.

=) The voltage at the (+) input terminal is held at +BVsat by R, & R& Combination. This state continues charges on c rises, until it has exceeded +BVsat, the reberence voltage.

=> voltage at the (-) input terminal becomes

greater than this reberence voltage, the output is

- veat. voltage on the capacitor is + B veat.

=> It begins to discharge through R, charges

toward - veat.

Voltage across the capacitor,  $V_c(t) = V_f + (V_i - V_f)e^{-t|Rc}$ 

Final value Vf = + Vsat.

Initial value Vi = -B Vsat.

-thro

V<sub>c</sub>(t) = Vsat + (-BVsat - Vsat)e V<sub>c</sub>(t) = Vsat - Vsat (1+B)e - HRC

At t=T1, voltage across the capacitor reaches


BVsat & Switching takes place. -T1/RC

Vc(T1) = 13 Veat = Vsat - Vsat (1+13)e.

 $T_1 = Rc \ln \frac{1+\beta}{1-\beta}.$ 

Total time period  $T = RT_1 = RC \ln \frac{1+\beta}{1-\beta}$ . If  $R_1 = RR$ ,  $\beta = 0.5$ ,  $T = RC \ln 3$ .

R1 = 1.16 Rg. T = 2RC. The olp swings from +Vsat to -Vsat. Vo peak to peak = 2 Vsat.



use of back to back zener diodes


Peak to peak output amplitude con be varied by varying the power supply voltage. A better technique is to use back to back zener diodes.

Vo (peak to peak) = 2 (U2+VD).

RSC -> limits the current drawn from the opening.

Problems: -

Find the Following for the given op-amp differential amplifui: i) The gain of the amplifies (ii) The input resistance iii) Destput voltage, when the inputs one Isin (2000+) V & I.2 sin (2000+) V and the R1 = R3 = 1.2km, Ra = R4 = 2akm.



The gain ob inverting amplifier is same as that ob differential amplifies.

(ii) Input resistance: with Vy = OV,

Inverting amplibier, input veristance is.

similarly Vn = OV,

Non inverting ampliture, input resistance is,

iii) output voltage =

$$V_0 = 3.666V$$

#### APPLICATION ICS:

AD 623 Instrumentation Amplituer and its application as load cell weight measurement - application as load cell weight measurement - In 79 xx, Fined Ic voltage regulators - IM 78 xx, LM 79 xx, Fined voltage regulators its application as linear Poner voltage regulators, supply \_ LM 317, 723 variability voltage regulators, switching regulators - SMPS - 1CL 8038 Function generator IC.

LM78 XX & LM 79 XX Three terminal Ic voltage regulators:

- 378 XX series are 3 terminal. positive, bined voltage regulators.
  - =7 7 output voltage options available such as 5, b, 8, 12, 15, 18 & 84V.
  - 2) In 78 xx the last two numbers xx indicate the output voltage. For e. x 7815 represents a 15 v regulator.
  - 2) 79 X X series are 3 terminal, negative bined voltage regulators.
- 2) Two entra voltage options 06 -av & -5.2v available in 79 xx series.

Two package (To -3 type).

i) Metal package (To -20 type).

ii) Plantic package (To -20 type).




Fig: standard representation ob a the regulator,

Device type	output voltage	Device type	outputuollage
7805	5.0V	M905	5.0V
7806	b. b. V	7906	P.OV
7808	8, OV	7908	-8.0V
7812	12.0V	नवांब्र	- la.ov
7815	81 1.5.07	179159	" - 12-0V
7818	18.0V	7918	-18.0V
7884	&4.0V	79.24	-84·0V
		1908	- 8.0V ·
the total	5 \$ . * 5 5	निष्ठा थे.	-5.2V·

#### Line | Input Regulation:


It is débuned au the percentaige change in the output voltage for a change in the input voltage. It is usually empressed in millivolts or as a percentage of the output voltage. Values are 3 mv.

### Load Regulation :

It is detend as the change in output voltage for a change in load current and is enpressed in my, values are 15 mv for 5 mg in 7805 IC.

# Ic 4805 As a current source !-

The three terminal fined voltage regulator can be used as a current source.



# Ic 7805 as a current source!

7805 has been wired to supply a current ob + l'ampère to a 10r, 10w load. 1 DR + DQ . O ...


Ià -) aniescent current (4.2 mA for 7805)

Since 
$$2L=10$$
,  $\frac{VR}{R}=1A$  ( $2a < (2L)$ ).  
 $VR=5v$ . (between Eerminal 2 & 3).

 $R = \frac{V_R}{DL} = \frac{5V}{1A} = 15x$ 

Thur choose R = 5 1 to deliver 1A current to a load ob 10 1.

Boosting Ic Regulator Dutput current:



Boosting a three terminal regulator.

2) It is possible to boost the output uneat ob a 3 terminal regulator by connecting an enternal pars transistor in parallel with the enternal pars transistor in parallel with the regulator.

=) For low load current, voltage drop across P,
is insubsticient (<0.7V) to turn on Transistant,
is insubsticient (<0.7V) to turn on Transistant,
The regulator rupply the load current.

2) If il 1 voltage drop across R, 1, when voltage drop approximately 0.7V, Q, truns on. Voltage drop across R, = 71x 2) If iL = 100 m A, Voltage drop across R, = 71x

20.7 V 32 m LT 11 - 31 on it work.

(case commend inspured by

(102

$$\begin{split} & \Gamma_L = \Gamma_C + \Gamma_O, \qquad -(1), \\ & \Gamma_C = \beta \Gamma_B, \qquad -(2), \\ & \Gamma_O = \Gamma_i - \Gamma_C, \\ & \Gamma_O = \Gamma_i - \Gamma_C, \\ & \Gamma_O = \Gamma_i - \Gamma_C, \\ & \Gamma_B = \Gamma_O - \frac{V_{EB}(ON)}{R_i} - (3), \\ & \Gamma_O = \Gamma_L - \Gamma_C, \qquad (4 \text{ from (1)}), \\ & \Gamma_O = \Gamma_L - \beta \Gamma_B, \qquad (4 \text{ from (2)}), \\ & \Gamma_O = \Gamma_L - \beta \Gamma_B, \qquad V_{EB}(ON), \\ & \Gamma_O = \Gamma_C - \beta \Gamma_B, \qquad V_{EB}(ON), \\ & \Gamma_O = \Gamma_C - \beta \Gamma_B, \qquad V_{EB}(ON), \\ & \Gamma_O = \Gamma_C - \Gamma_C, \qquad \Gamma_C = \Gamma_C, \\ & \Gamma_C = \Gamma_C, \qquad \Gamma_C = \Gamma_C, \\ &$$

211 - 17 plant. 1. 25

### Applications ob Ic 78 xx & 79 xx!

DIC 7805 wed to provide constant 5V supply to the digital ciscuits.

2) FC 7812 & 7912 are wied to provide dual supply as ±12V to op-amp used in the electronic cèrcuits.

LM317: Three Terminal Adjustable Regulator:

2) The output voltage can be adjusted grom 1.81 to as high as 57V

2) The Common terminal ADJUSTMENT (ADJ)

is used for the control of input.

Type output voltage output amont E-x! LM317 +1.21 to 571 1.5A 1.20 ~1.81 to -47V TW328 -1.81 to 381 54

LM350 1.80 to 380 3th

(AO) 1.92 FO 12 A LM396

Adjustable voltage regulators has the following advantages:-

1) Improved line & load regulation by a tador? ob to or more.

25 Improved overload protection, greater load aurent can be drawn

3) Improved reliability for the power supply.

Vin DUT TRIS R, Load

of the said

Schematic diagram of LM317.

Schematic diagram of LM317.

DIM 317 requires only two enternal required to set the required retired to set the required retired workage.

Dinternally it develops a reberence wollage is ob 1.85 v between out & ADJ terminals which is denoted as VREF. This voltage is which is denoted as VREF. the peristance RI. impressed across the peristance RI. impressed across the Peristance RI. the current of For constant VREF & RI., the current of For constant value. So, R, is called IRI is also constant. So, R, is called also constant. So, R, is called also constant.

By KVL we can write,  $V_0 = V_{R1} + V_{R2}$   $V_0 = I_1 \cdot 35$   $V_0 = I_1 \cdot 35 + I_2 \cdot 35$   $V_0 = I_1 \cdot 35 + I_3 \cdot 35$   $V_0 = I_1 \cdot 35 + I_4 \cdot 35$   $V_0 = I$ 

The current IADT is very small and hence the drop IADT R2 is also very small and and can be neglected.

The output voltage is a function of Right.


By Icoeping Ri Fined & Varying Ra, the output voltage can be adjusted. The output voltage can be adjusted. The program veristor Ri is generally 2401.

LM317 is located for from the power supply filter them C1, Ca are required.

C1 is 0.1 MF disc or 1 MF tantalum.


C2 : 1 to 1000 MF.

Diodes are necessary if output vollage is higher than 25V.



Functional diagram 06 LM317.






1) It works as a voltage regulator at output voltage ranging from 8 to 37 v at amends 2) wed as load currents greater than 150mh upto IsomA.

- 3) IIP & OIP Short circuit protection is
- 4) good line & Load Regulation 10.03 %). 5) Low Lemp dritt & high ripple rejections

- 6) small size, lower cost 1) Provides a choice ob supply voltage.

Internal structure of Ic 783!-

1) An op-amp circuit wed as an error 2) Transistor need to limit output current.



=)output voltage is compared with temp compensated reberence potential of the order Ob 7 volts. For this vreb is connected

to the non-inverting input of the error

=) Error amplitur is high goun dibberential amplibier. It's inverting input is connected to the either whole regulated output voltage 03 part of that brom outride.

2) Error amplifier controls the series pars transistor a, which acts as variable resultan The unregulated power supply source is connected to collector ob series pars transitor-

=) Q2 acts as œurrent limiter. => Frequency compensation terminal controls

the obsequency response of the error amplifier. Applications ob Ic 783: Baric Low voltage Regulator. Vo = & to 7 volts.  $R_3 = \frac{R_1 R_2}{R_1 + R_2}$ Ino DODF RSC = Vsense = 0.6.

Dunit Dunit V Non-investing = Vreb x R2

R+R2 Vo = Vseb x R2 R,+R2 Low voltage High current regulator! ٧٥ Rsc. Regulated output R3-CS INV FC

(1)

### Switching Regulators.

=) The pulse width modulation is the baric Principle 00 the switching regulators.

2) Duty vycle & = ton ton.t tobb S= Feu = Foux f.

ton - on time ob pulse.


tobo - obb time of pulse.

T -> Time period = ton+toob = +.


Four major components Puntation:


1) voltage source Vin

- 2) switching Transistor.
- 3) Pulse Cienerator, Vpulse.
  - a) Filter Fi.



Baric Switching Regulator, 2) The Switch is generally a Transistor. The pulse generator output makes it on & obs. Pulse generator produces a required Putre waveboom. Fraquency range: 20kHZ. operating brequency 10 to 50 kHZ. Filler F, may be RL, RC, RLC.






Functional Block diagram of switching Regulator.

The part  $\frac{R_2}{R_1+R_2}$  of the output is bedback to the inverting input of error amplities. It is compared with the reberence voltage. It is compared with the reberence voltage. The dibberence is amplified and given to the comparator inverting terminal.

=) The oscillator generater a triangular waveboom at a tened brequency. It is applied to the non-inverting terminal ob the comparator.

2) Output ob comparator is high when the triangular voltage waveboarn is above the triangular voltage waveboarn is above the level of the error ampliture output. It duty uple is controlled by the disberere the duty uple is controlled by the disberere between the bead back voltage & Vreb.



=) when T is constant, output is propostional to ton. This method is called pulse width Modulation (PWM).


=) when ton is constant, the output is inversely proportional to the period T (f).

Types of switching Regulators !-

1) Buck switching Regulators. (0x) stepdown

2) Boost switching regulators (ON) stepup

3) Inverting type switching Regulator.




siep down switching legelator.

Operation:
When Q, is ON, the capacitor changes
through it and Q, is OFF, the capacitor dischanges
through the cload Resistance.

The variable pulse width oscillator. Controls ON/OFF periods Ob Q.

when on time is more compared to our time, capacitar charges more increasing the Vo. when of time is more on time for a., capacitor discharges more, reducing Vo.

=) Adjust the duty bycle  $S = \frac{ton}{T}$  ob  $Q_1$ , out put voltage can be regulated.



### Function Crenerator ICL 8038:

Function Generators are designed to Provide the basic wouldooms such as sauce were, triangular wave & some wave. They are also Called as woweboom generators.

In bunction Generators, Vco (voltage controlled oscillatos) generales the triangular and secret 2 & A long of to to common senare waves. in the state of the state of the state of

0 ....7

### Pin diagram !-

641	1	
sine adjust	D WOON	14 NC
orne oed Triangle out	1CL	712 sine adjust
Duty cycle		JO Timing capacitor
Frequency Adjust Vcc	E second stal	79 savare out
F.M bias		F8 FM Sweep out
A STATE OF THE STA	Migathan land	· ·

# Pin 1 8 Pin 12: Sine wave Adjust

The external resistor connections to these pins decides the accuracy of the sine wave.

The sine wave output is available at this Più 2: sine wave out. più. The amplitude of sine wave is 0.22 Vcc EV Z Vcc Zithia in . Francisco Julius

+ 5 V 2 VCC -

# Pin 3 Priangular ware output:

The triangular wave output is available? at this pin. Amplitude of triangular wave is also bunction ob input voltage vcc. It is 0.33 Vcc.

# Pin 4 & 5: Duty cycle/Fraquency Adjust:

The enternal resistor RARB erre connected to pin 4 8 5 serpectively. The values 06 RA, RB & enternal capacitor Connected at Più 10 decides the brequency of the output waveboom. RA & RB is from 1 km to 1 Mr.

# Pinb: + Vcc

the styria . It is a positive supply. - Survey down voltage should be kept between 10 V to 300, for single supply operation,

±5V to ±15V -> dual supply operation.

## Pingo: FM bios 100000

Piñ 7 is a stunction of two reristors CR, =10ku, Re =40ku) that boom a potential divider with a supply voltage Vcc.

# Ping: FM Sweep input!

Vortage between Vcc & più 8 decides the output brequency. The output brequence can be controlled by applying enternal voltage

urually reberred to as sweep voltage to ping. Sweep voltage is kept between (& Vcc +&) & Vcc.

### Ping: souare wave output:

Sauare wave output is available at this Pin. Enternal veristor is required to be connected between Vcc & pin 9 to get the Sauare wave at pin 9.


# Più 10: Timing capacitor

External timing capacitor c is connected at this puri.

# pin 11: -VEE | Ground

If dual rupply is used VEE is connected to this più is to this più If a single is used, this più is connected to the ground.

Più 12 814: Not connected




Dwhen switch is at position of, the capacitor charges at a sate determined by current source IA.

=) Once the Capacitor Voltage reaches VuT, the appear comparator (CMPI) triggers and resets the tlip-tlop output. This causes the switch position to change brom position A to B. capacitor starts discharging at the rate determined by the current sink IB.

Donce the capacitor reaches VLT, the lower comparator (CMPA) triggers and sets the thip-thop output. This causes the switch Perition to change obsom position B to A. This cycle repeats.

1 Derign and draw the waveboom of a 1kHz square wave generator wring 555 timer for duty cycle de 50%.

Step D: Draw the circuit diagram of Astable Multivibrator (Sauare wave Generator).



Step @ calculate the total time period.

$$D = 50 \text{ /. }, f = 1 \text{ kHZ.}$$

$$T = \frac{1}{f} = \frac{1}{1 \times 10^3} = 1 \text{ ms.}$$

$$D = \frac{T_{ON}}{T}$$

choose c = 0.1 MF.

Td = 0.69 RAC.

For duty cycle 50% charging time Tells Discharging time Td are equal.

0.5 = 0.69 x RA X 0.1 MF.

#### waveboom!

Yavec.

Yavec.


Tentral Roll

Vec.


Don Def

#### Mongala bla Walleybrahow !

- \* Manustrally mullisubverse & Yun one stable stable and the patter is become blooking beginning
- is the circuit is useful for generating angle outspot Pulse of adjustable wine distables in empires in a triggioung signal.



Fi8: Monostable Mullivibrator



- (b) Negative going triggering signal.
- (c) + capacitor woweform
- cd) -> output voltage varietoria.

- \* It is a modebied form of the astable multivibrator.
- \* Diode D, clamps the capacitor voltage to 0.7V, when the output is at +Vsat.
- \* A hegative going pulse signal of magnitude VI Passing through the differentiator R4C4 and Diode Da Produces a hegative going triggering impulse and applied to the (+) input terminal.

#### \* circuit Analysis:

output vo is at + Vsat.

- -) Diode D1 conducts, Vc gets clamped to 0.7V.
- 3) The voltage at (+) terminal is +BV sat.
- ») A negative trigger of magnitude U, is applied to the (+) input terminal, Effective signal [BVsat + (-V,)]<0.70 op-amp output switch from +Vsat to -Vsat.
- =) The diode reverse biased, capacitor charging to -Vsat.
- =) The voltage at the (+) input terminal is -BVsat.
- => capacitor voltage vc more than -BVsat, output ob op-amp is + Vsat.
- => capaciton C starts charging to +Vsat.


Pulse width T is calculated. General solution for a single time constant low Pars Rc circuit with Vi, Vf or initial & build value Uo = Vf + (Vi - Vf) e - HRC vs,


V5 = -Vsat, Vi = VD ( diode forward vortage) Voc = - Vsat + (VD + Vsat) e-HRC

at == 7, Vc = - BVsat. - Bysat = - Vsat + (VD + Vsat) e

If Voot >> VD, R, = R&, P = 0.5


For monostable operation, the trigger pulse width To should be much less than T, (pulse woidth as monostable Multivibrator).





output waveboom.

- ») A triangular wars can be simply obtained by integrating a source wars.
- is the same value.
- amplitude of source wars is constant at ivent amplitude of triangular wave decrease as the frequency increases, due to reactance of the capacitor of in the beed back circuit.
  - 2) Risistance R 4 connected across (a to avoid Saturation problem at low breamencies.



(a) Triangular waveborn generation wring lesser components (b) wavelooms

2) It consists of a two level comparator Fellowed by an integrator. The subject of the comparator A, is a subject of the comparator A, is a subject wouse of amplitude 10 sat, applied to the (-) input terminal of the integrator Ag producing a triangular wows. This triangular wouse is fed back as input to the comparator A, through voltage divider RaR3.

- =) Let output of comparators A, is at + veat. output of integrator Ag negative going ramp? one end of the voltage divides RARZ is out + VBat and the other at -ve going roump of As.
- 2) At a time t 2 ti, tre) going ramp attains a value 06 - Vramp, voltage at point pless than ov. SO output 06 A, switches from the saturation to negative saturation level - Voat.
- =) When the output of A, is at -Vsat, output of As, increares in the positive direction.
- =) at t = ta, vollage at point P becomes above di, swithing the output A, From -Vsat to +Vsat. The cycle repeats & generalis a triangular visueborm.
- =) Amplitude of the triangular wowe depends upon the RC Value of the integrator Ag & output voltage level of AI.

calculation of Trioingular woweborn Freameny: => The etbective vortage at point P, when output st

A, is at +Vsat level is given by,

at t=t1, voltage at point P equal to zero.

$$\frac{1}{1} = \frac{R^2}{R^3}$$
 (+ Vsat)

III at t=ta, output of A, switches From

-Vsat to + Vsat,  

$$-Vsat$$
 to  $+ Vsat$ ,  
 $-Vsat$ ) =  $\frac{Ra}{R3}$  (Vsat) =

 $-\frac{V_{1}amp}{R_{2}-V_{3}amp} + \frac{R^{2}}{R_{2}+R_{3}} \left( +V_{5}at + V_{5}amp \right) = 0$   $-\frac{R^{2}}{R_{2}+R_{3}} = -\frac{R^{2}}{R_{2}+R_{3}} = -\frac{R^{2}}{R_{2}+R_{3}} = -\frac{R^{2}}{R_{3}} + \frac{V_{5}amp}{R_{3}+R_{3}} = -\frac{R^{2}}{R_{3}} + \frac{V_{5}amp}{R_{3}} = -\frac{R^{2}}{R_{3$ 

peak to peak amplitude, of the triangular wave is Vo (PP) = + Vxamp - (-Vxamp) = a Ra Vsat - a. output switches brom - Vramp to + Vramp in half the trine period T/g.

Votes (Vocep) = - 1 (-Veat) dt

= Vsat ( Ta).

T = 2RICI VdPP)

from egn O, we get

 $T = \underbrace{AR_1C_1R_2}_{P2}$ 

Frequency of oscillations is,

The circuits which are used to clip of the unwanted Postions of the input voltage above or below certain levels, to produce required output are called limiting circuits. These circuits are known as dipping circuits.


#### darritications:

is Positive clipper circuit ii) Negative clipper circuit.


## Positive clipper circuit:

The Positive dipper circuit remove some Positive part from the input to produce the output. The clipping level is determined by the reberence voltage Vreb.

The reperence voltage vieb is obtained from the positive supply voltage tVcc as negative supply voltage -VEE.




positive dipper araut.



waveforms of (+ve) clipper civicircuit.


- =) In the positive halb cycle of the input Vin, the diode D conducts till Vin = Vreb.
- =) When Vin < Vreb, Diode D becomes forward braved op-amp acts as a voltage Follower. Vo = Vin.
- e) when Vin > Vreb, Diode D becomes reverse biased and open. Vo = Vreb, the wave form above Vreb gets clipped abb.
  - => High speed op-amp like HA 2500, LM310, MA 318 wed for such applications.

#### Negative Vreb :-



waveborns with negative Useb. =) If the pot Rp is weed with -VEE to generate negative Vreb. The entire woweborms above - Vreb guts clipped otb. Let Vreb = - av, Vin < - Vreb, i.e Vin <- 8V, the output follows input only.

# Negative clipper circuit:



=) Negative clipper circuit obtained by reversing the connection ob diode D and pot Rp to generate negative reberence voltage Vreb.

woweborns with - Vreb :-

when Vin > was - Vreb, Diode D conducts, When Vin <- Vreb, Dis Obb, Voltage below Vo = Vin. -V reb gets clipped obb.

woweborms with + Vxeb !-

- => Reberence voltage is generated wring + VCC.
- =) Vin S Vreb, D is On, Vo = Vin.
- => Vin < Vreb. D is Obb. Vo = Vreb.


#### clamper circuits.

The circuit which are used to add a d.c level as per the retuirement, to the a.c output are called as clamper circuits. Also known as d.c restorer circuit.


#### clarifications:

- i) Positive clamper circuit.
- iis Negative clamper circuit.

#### Positive clamper circuit :-




- are called as positive clamper circuits.
- e) when the input voltage is first time negative, op-amp output is positive. so, Diode Forward biased. capacitor charges to peak value of the negative cycle of unput.
- => Just beyond the negative input peak, diode becomes reverse biased and stops conducting. It becomes open. So, Vout = Vin + Vp. Vp -> capacitor voltage.



shifted positively through Up.

c peak to peat voltage of output waveform).




In the above circuit, variable positive d.C. level can be added. The input voltage is applied level can be added. The input voltage is applied to the inverting terminal ob op-amp AI, to the inverting terminal ob op-amp AI.

Non-inverting terminal ob the op-amp AI.


=> Apply superposition theorem:

- => Let Vreb is acting alone, Vin is zero.
- => For positive Vreb, output voltage v' is also pressed D becomes borward blaved, circuit acts, as a voltage bollower. Vo = Vreb.
- =) Let Vin = Vmsinut. (unjut at investing terminal purely sinusoidal).
- => For regative halb cycle of input, vo will the, D will conduct. capacitor c charges through diade D, to the negative peak voltage um.
- =) For positive halb cycle, diode D does not conduct, c = retains previous voltage un.

output voltage vo = Vin + Vm. Net sutput due to both the inputs, Vo = Vin + Vm + Vreb.




The clamped d.c level is negative, the negative clamper circuit: circuits are called as negative clamper circuit.



- =) negative clamper circuit obtained by reversing the dide connections in the clamper circuit.
  - =) When vin is first positive going, the voltage VOA goes regative. D becomes forward biased and capacitor charges to peak value with polarities.
  - =) Just beyond the positive peak, the diode becomes reverse biased, and becomes open.

=) Negative d.c level 06 - Vp gets added to the output so, the circuit is called negative clamper circuit.



- Up is added to the output.


Negative clamper circuit

e

ic


=) Another curcuit in which variable regalise d.c level can be added.

=) -Vret is generated wing regative rupply - VEE. Diode connections are reversed so, capaciter charges in reverse direction.



### sample and Hold circuit:

=) A sample and hold circuit samples an input signal and holds on to its last sampled value until the input is sampled again. This type of circuit is webut in digital interfacing and analog to digital & pulse code modulation systems



- Dithe n-channel E-MOSFET works as a switch and is controlled by the control voltage VC & the capacitor C stores the charge.
- =) The analog signal Vi to be sampled is applied to the drain of E-MOSFET and Vc is applied to its gate.
- 2) when Vc is positive, the E-MOSFET turns on, capacitor c charges to the instantaneous value of input Vi with a time constant (Ro+TDS(ON)].

Ro → output resistance. 06 A1.

JDS(ON) -> Resistance of the MOSFET when on.

- =) Vi appears across the capacitor C & output through voltage bollower Ag.
- =) when the Vc is zero, E-MOSFET is Obb. The capacitor c is now bacing the high input impedance to the voltage tollower Az & cannot discharge, capacitor holds the voltage across it.

Sample period :
The time period Ts, the time during which


weltage across the capacitor is equal to imput

veltage is called Sample period.

The time period TH Ob Vc during which the voltage across the capacitos is held constant is called hold period.

Sample and Hold Ics are, LF198, LF398.

#### Peak Detector: -



- =) The bunction of peak detector is to compute the Peak value of the input. The circuit follows the Voltage peaks of a signal and stores the highest value on a sepacitor.
- 3) If a higher peak signal value comes along, this new value is stored.
- =) The highest peak value is stored until the capacitor is discharged.

Mv: Lil v: til v:

corresponding to ashitrary input Vi.

- 2) When the input Vi exceeds Vc, diode D is forward biased. The circuit becomes voltage follower.
- =) The output voltage vo follows v: as long as Vi exceeds Vc.
- =) When Vi drops below Vc, diade becomes reverse biosed, the capacitos holds the charge till input voltage again attains a value greater than
- =) Analysis of waveborm:-
  - 1) Peak at time t' is missed. The circuit can be reset, Vc can be made zero by connecting a low leakage MOSFET Switch across the capacitor.

#### Applications:

- 1) Measurement instrumention.
- 2) Amplitude modulation (AM) communication.

# DIA converter:

weighted Periston DAC


>) Fig shows the summing amplibees with a binary weighted resistor network. It has n'electronic switches du da..... dn controlled by binary input word. There switches are single pole double throw (SPDT) Stotype.

2) If the input bit is 0, switch connects the resultor to the ground

output current Do 2 Di+ De+ ..... + In. = VR d, + VR d2+ ···· + VR dn. = VR [d,2+da2+...+dn2-n).


entput voitage  $V_0 = \text{LoR}_1$   $V_R = \frac{R_F}{R} (d_1 a^2 + d_2 a^3 + \dots + d_n a^n) \dots (D)$   $V_0 = \frac{R}{V_F} V_F s (d_1 a^2 + d_2 a^3 + \dots + d_n a^n) \dots (D)$ compare (1) & (a)  $R_F = R$   $R_F = R$ 


simple weighted veristor DAC.




### R-AR ladder DAC :-

Divide range of resistors are required in binary weighted resistor type DAC. Only two values of Desistors are required. Typical value of P ranges brom





Eauivalent cércuit (b)



3 bit DAC shown in Jig. switch position d, d2, d3 corresponds to the binary word loo.

$$\frac{-VR\left(\frac{2}{8}R\right)}{8R+88R} = -VR4.$$

$$\frac{-VR\left(\frac{2}{8}R\right)}{R} = -\frac{R}{R}\left(-\frac{VR}{4}\right) = \frac{VR}{8} = \frac{VRS}{8}.$$




# A-D Converters:

It accepts an analog input voltage Va and produces an output binary word did ..... dn ob etunctional value P,

$$D = d_1 a^{-1} + d_2 a + \cdots + d_n a^{-n}$$

d, -> Most significant Bit

an - Least significant Bit.




Functional Diagram 06 ADC.

START - Jell the ADC when to start the conversion. -> End ob conversion.

- i) Direct type ADCs.
- ii) Integrating type ADCs.

# Direct type ADCs:

- 3) simplest, possible AlD 'converter.
- =) The circuit consists of resistive divides network, 8 op-amp comparators, gline to 3 line encoder.
- =) All the resistors are ob equal value, the voltage levels available at the nodes are equally divided between the VR and ground.




Functional Block, characteristics of 555 Times and its pun application. It 566 vollage controlled escillator Ic: 565 - Phase Locked Loop Ic, AD 683 Analog multiplier Ics.

## 555 Timer !-


The 555 times is a highly stable device For generating accurate time delay or oscillation. It can provide time delay sanging brom microseconds to hours. used with supply voltage in the range of +5V to +18V, and drive load upto acomA.

### Applications ! -

- 1) oscillator
- 2) Pulse Generator
- 3) Ramp and savara wave generator,
- A) Mono-shot multivibrator
- 5) Busglas Alasm
- 60 Traffic light control
- 4) voltage Monitor.



8 Più Package - Pin Diagram.



# I the beaution the cier Silver to "

John ; Chamins

toughor Miller barbaroum of is sogniting only 11 m to this tournial.

Soll is Marithan

The SEE times To the temperators, The emittere divider reminds by B contained animal mue to include divider, the unitage of home inverting remained as importation to be dissed as the when the thigger input is alignity less than beg the comparator & output goes high. This output is given to send input of Re-filip. Alop, so high output of comparators & morals the ablipatlop.

Pins, Dusput:

The complementary signal output a goes to Più 3 which is the output. The lead can be connected in two ways. 1) Between ping & ground 119 Between più B & B.

Punt ! Posel !

when put 4 is grounded, it stops the working 06 device and makes it obla. Pin A provides on obb. beatare to 555 times Ic.

Pin 5: Control voltage Input:

2) Inverting input terminal 06 comparator 1. The voltage divider holds the voltage of this input at 8/3 vcc.

# Pinb: Threshold


=> Non inverting input terminal of comparator 1. Enternal voltage is applied to this pinb. when this voltage is more than 2/3 Vcc, Comparator 1 output goes high. This is given to the set input of R-S oblip- thop. The high output of comparator 1 sets the oblip. thop. This makes Q 06 thip. thop high & Q love, output at. Più 3 goes lous.

Threshold > & Vcc, slip-flop = set, & - high Trigger < 1/3 Vcc, Hipflop seset, as low, output - high.

# Pin 7 : Discharge!

This pin is connected to collector to the discharge transistor ad. When output is high, Q is love, Qd-,066. It acts as vous open circuit. when output low, a is high, drives the bare 06 Qd high. Transistor acts as an short cercuit. Pin 8: Power supply.

20555 work with supply voltage blow 4.5 V & 16V.



=) It is often called a one-shot Multivibrator. e) It is a pulse generator circuit in which the duration of the pulse is determined by the R-c network connected enternally to


2) It has only one stable state

1) Initially when the output at pind is love, the transistor is on, capacitor c is shorted to ground.

Exigger input balls belone vcc, comparator of goes high, which resets the oblip blop. The transistor turns of, output at pin 3 goes high.

=) The capacitor c begins charging toward tvcc through R with a time constant equal to RC.

2) when increasing capacitor voltage slightly greater than of vcc, output ob comparator 1 goes high, which sets the tliptop. The transistor goes to saturation, therby discharging the capacitors c and output goes low.



Trigger input, output voltage, capacitor voltage waveforms.

Derivation of pulsewidth: -

The voltage across the capacitor increases emponentially and is gwen by,


$$-\frac{b}{CR} = -1.098b$$

Asbable Multivibrator using Ic 555:-

An astable multivibrator often called a bree-running multivibrator, is a rectangular

wave generating circuit.

It does not require any enternal trigger to change the state of the output, here the name bree-running.



Astable Multivibrator ming 555 times.

#### Operation:-

which drives the bransistor NJ in Saturation and the capacitor gets discharged.

2 Now the capacitor voltage is nothing but the brigger voltage while discharging, when it becomes less than Vcg comparator & output goes high.

This resets the flip-top hence Q goes low, and Q goes high. This low Q makes the and Q goes high. The capacitor start charging transistor 966. The capacitor start charging through the resistances RA, RB & VCC.


charging time constant (RA+RB) C.

=> Now capacitor voltage à also a threshold voltage, while charging, capacitos voltage uncrowses, the threshold voltage invisores.

a) when it exceeds 2 vcc, comparator 1 output goes high which sobs the thip-thop, The thip-thep output a become high and output at pin 3 à becomes love.

=> High a driver transistor ad in saturation and capacitor starts discharging through resistance RB and transistor Gd

a) when capacitor volbage less than Vice composator a output goes high, pasets the thip-thop. This cycle repeats.



The time for charging c from Vcc to 2 Vcc Tc = ON time = 0.693 (RATBB) C.

The time for discharging C from 2 Vec to VCC,

Td = Off time = 0.693 RB.C.

Total oscillation period,

T 2 Tc + 7d = 0. 693 (RA+RB). C+ 0.693 RBC.

T = 0.693 (RA+ &RB).xC.

inco 18


Duty ofce = RA + RB | RA+ 2. RB.

Applications of 555 times in astable mode:

- 1) Schmitt Trigges.
- 2) voltage controlled oscillator.
- 3) FSK Generator.

### Bistable Multivibration


- =) In these circuits the output is stable in both the states. The states are switched wring an external brigger.
- 2) There are no RC Liming network.
- 2) The Erigger and resets imputs (pin 8 8 4) are held high, threshold input (pinb) is simply grounded.
- =) Pulling the trigger momentarily to ground acts as a set" and transitions the output pin (pin 3) to VCC (high state).
- =) pulling the threshold input to supply acts as a reset and transitions the output pur to ground (low state). No capacitors are required.





### Voltage Controlled oscillator (VCO)

=) A common type of Uco available in Ic tramits.
Signetics NE/SE566.



The timing capacitor of is dinearly charged or discharged by a constant current source sink. The discharged by a constant current source sink. The amount ob current can be controlled by changing amount ob current can be controlled by changing the voltage vc applied at the modulation input (pins). The voltage at pun b is held at the same voltage at pun b is held at the same voltage at pin b is held at the same voltage as pin 5, or by changing the timing resistor as pin 5, or by changing the timing resistor.


RT enternal to IC ship.

\* A small capacitor of 0.001 MF should be able to between pur 5 & b to eliminate possible oscillations.

\* A VCO is used in converting law brequency signals such as EEGs, EkG into an audio brequency range. These audio signals can be transmitted over telephone lines or a two way radio communication system for diagnostic purposes or can be recorded on a magnetic tape bor burther reberence.

=> The voltage across the capacitor CT is applied to the inverting input terminal at schmitt trigger AB via butter amplitus A1. The output voltage swing at the schmitt trigger is designed to value & 0.5 vcc.

=) IF Ra = Rb in the tre plead back loop, the voltage at the non-inverting input terminal of 79 Swings From 0.5 VCC to 0.85 VCC.



output waveborn.

2) when the voltage on the capacitor (7 exceeds 0.54c during charging, the output of the schmitt trigger goes love (0.5 Vcc).

=> The capacitor now discharges and when it is at one of the autput of schmitt trigger goes high (No).

source current & sink current are coult, capacitor changes and discharges for the same among 08 time. This gives a briangular voltage waveborn across pin 4

a) The Sauare wave output of the schmitt trigger is inverted converter is a current amplifier to drive the load), by inverter Az and available at pui 3.

The total voltage on the capacitor Changes brom 0.85 vcc to 0.5 vcc.

AV = 0.85 VCC.

The capacitor charges with a constant current source

$$\frac{\Delta V}{\Delta E} = \frac{\dot{L}}{CT}$$

$$\frac{0.85 \text{Vcc}}{\Delta E} = \frac{\dot{c}}{cT}$$

$$\Delta E = \frac{0.85 \text{Vcc}}{\dot{L}}$$

The time period Tob the triangular woweborn allt. The frequency of oscillator to is,

Vc - voltage at più 5,

$$f_0 = \frac{2(V_{CC} - V_C)}{C_T R_T V_{CC}}$$
ib the volt

10

with no modulating input signal, it the voltage at più 5 is biosed at 7/8 Vcc, then

Then equation @ becomes,
$$S_0 = \frac{8(V_{CC} - (718)V_{CC})}{C_7 R_7 V_{CC}} = \frac{1}{4R_7 C_7} = \frac{0.85}{R_7 C_7} = 0.85$$

voltage to brequency conversion bactor:

voltage to braquency conversion bactor to b,

Arruma original brequercy to, new trequency but

$$\Delta f_0 = f_1 - f_0 = \frac{2(v_{cc} - v_c + \Delta v_c)}{c_T R_T V cc} - \frac{8(v_{cc} - v_c)}{c_T R_T V cc}$$

Putting the value of CTRT from eqn 1.

$$\Delta V_{c} = \frac{\Delta f_{0}}{KV} = \frac{\Delta f_{0}}{8} \frac{0.85 \text{ VCc}}{8 f_{0}} \left[ \frac{1.875 \text{ 36.25}}{50} \right]$$

$$= \frac{\Delta F_0 V_{CC}}{8 F_0}$$

$$K_V = \frac{\Delta F_0}{\Delta V_C} = \frac{8 F_0}{V_{CC}}$$

## Phase Locked Loop CPLL)

2) Some important monolithic PLLS are SE/NE560 series introduced-monolithic PLLs. (Signetics) =) The SEINE 560, 561, 568, 564, 565 \$ 567 mainly differ in operating frequency range.

2) SE/NE 565 is the most commonly wed PLL.

2) SE/10L		
-Vec I	IA NC	
Input 2	1B NC	
Input 3	12 NC	
Tribus 13	NE SE 565 III NC	
vco output [4		
phase comparator 5	10 + vcc	al capacitor for vco.
vco input	9 Enterna	al resistor for vco.
Reberence output lb	8 Enterna	Light of Sales of the
Demodulated [7]		
Derobert	Diagram	


2) 565 is available as a 14 pin DIP package.

0.25 Ha.

RT, CT > Enternal revistor and capacitor connected to pin 8 89.

RT => 8 kr - 20 kr is recommended. 2) A short circuit between puis 4 \$5 connects the VCO output to the phase comparator so as to 3) A capacitor C is connected between pin 7810

to make a low pass bilter with internal resistance of 3.6 km.



NEISE 565 PLL diagram

Electrical parameters of 565 PLL are !-

operating frequency range: 0.001 Hz to 500 kHz.

operating voltage range

: ± 6 v to ± 12 v.

Input level

: lome oms mui to 3/ ppm

Input impedance

: 10 ku

Triangle wowe amplitude , &. 4 Vpp at ± 6 V supply

voltage.

sauare wave amplitude : 5.4 Vpp at ±6V "

Bandwidth adjustment range : < 11 to ±60 %.

Derivation of tock in Range:

If of radians is the phase difference between the signal and the vco voltage, then the output voltage of the analog phase dector is Ve = kφ (φ-7/2). \_\_\_ c1)

Kp + phase angle to voltage transfer wers were Ob the phase detector

or The control voltage to vco is,

Vc = AKO(A - Ma).

A -> Vollage gain of the amplities. This Ve shifts voo frequency & from its (Fo) to a (F) is given by,

f = fo + kv Vc. -- (3)

Kv -> Voltage to Frequency Transfer co-etticient, When PLL is locked in to signal brequency is, then

f = fs = fo + Kv. Vc. - C4) Vc = (fs-50) Kv = AKφ (Φ - 7/2). — (5)

\$ = 7/2 + (fs-50) KV

Vccmax) = ± (T/a) KgA. \_\_\_\_ (7)

The maximum vco brequercy swing that can be

from (5 => (f - fo) max = Ky Vc comax) = ky kop (N2) - (8) fs = fo + (f-fo) max => from eqn (A)

from (8) ≥) = fo ± KvKp (NQ)A = fo ± OfL .—(9)

2 DJL -> lock in brequency range

Lock in range = 2 AFL = KV KØ AR. OFL = ± KVKOA (172) .- (10).

A = 1.4.

Lock in range from egn 10 becomes

Derivation de capture Range:

when PLL is not initially locked to the Signal, the frequency of the uco will be its free running frequency to. The phase angle difference between the input signal and the VCO output voltage will be

$$\phi = (\omega_i + \omega_i) - (\omega_0 + \omega_0)$$

$$= (\omega_i - \omega_0) + \omega_0 - \omega_0$$

$$\frac{d\phi}{dt} = \omega_i - \omega_0 - c_2$$

LPF is a simple Rc network having the tramber

bunction 
$$T(f) = \frac{1}{1 + d(f|f)}$$
 (3)

Df = 51-50.

Of >351, LPF transfer function

will be approximately,

$$T(\Delta f) = \frac{f_1}{\Delta f} = \frac{f_1}{(f_1 - f_0)} - (4)$$

The voltage ve to drive the veo is, Vc = Ve XT(f) X A - (5). Vector = Vector  $\times T(f) \times A$ .

Capture  $\Delta fc = \frac{1}{2} \left[ \frac{\Delta fL}{(8\pi)(3.6)(10^3)c} \right]^{\frac{1}{2}}$ .

•